{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T05:08:19Z","timestamp":1772168899633,"version":"3.50.1"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,12,5]]},"DOI":"10.1109\/dac18074.2021.9586196","type":"proceedings-article","created":{"date-parts":[[2021,11,8]],"date-time":"2021-11-08T18:30:34Z","timestamp":1636396234000},"page":"61-66","source":"Crossref","is-referenced-by-count":6,"title":["Topology Agnostic Virtual Channel Assignment and Protocol Level Deadlock Avoidance in a Network-on-Chip"],"prefix":"10.1109","author":[{"given":"Anup","family":"Gangwar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ravishankar","family":"Sreedharan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ambica","family":"Prasad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nitin Kumar","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sri Harsha","family":"Gade","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.16"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00031"},{"key":"ref12","first-page":"1","article-title":"Automated synthesis of custom networks-on-chip for real world applications","author":"gangwar","year":"2020","journal-title":"In 2020 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"},{"key":"ref13","author":"rubinstein","year":"2004","journal-title":"The Cross Entropy Method A Unified Approach to Combinatorial Optimization Monte-Carlo Simulation (Information Science and Statistics)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391630"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.4108\/eai.28-8-2017.153307"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.169"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837315"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341515"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1736065.1736069"},{"key":"ref4","article-title":"A survey of network-on-chip tools","volume":"abs 1312 2976","author":"achballah","year":"2013","journal-title":"CoRR"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2003.813040"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2968456.2968471"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63165-8_208"},{"key":"ref7","author":"dally","year":"2003","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref2","year":"1996","journal-title":"AMBA Specification"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837384"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3130218.3130230"},{"key":"ref22","first-page":"12381243","article-title":"Minimizing virtual channel buffer for routers in on-chip communication architectures","author":"al faruque","year":"2008","journal-title":"in Proceedings of the Conference on Design Automation and Test in Europe ser DATE ’08"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2784422"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00044"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524561"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.44"}],"event":{"name":"2021 58th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2021,12,5]]},"end":{"date-parts":[[2021,12,9]]}},"container-title":["2021 58th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9585997\/9586083\/09586196.pdf?arnumber=9586196","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T12:55:56Z","timestamp":1652187356000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9586196\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,5]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/dac18074.2021.9586196","relation":{},"subject":[],"published":{"date-parts":[[2021,12,5]]}}}