{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:15:39Z","timestamp":1780355739678,"version":"3.54.1"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,12,5]]},"DOI":"10.1109\/dac18074.2021.9586207","type":"proceedings-article","created":{"date-parts":[[2021,11,8]],"date-time":"2021-11-08T23:30:34Z","timestamp":1636414234000},"page":"301-306","source":"Crossref","is-referenced-by-count":36,"title":["SGX-FPGA: Trusted Execution Environment for CPU-FPGA Heterogeneous Architecture"],"prefix":"10.1109","author":[{"given":"Ke","family":"Xia","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yukui","family":"Luo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaolin","family":"Xu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sheng","family":"Wei","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3214292.3214295"},{"key":"ref11","first-page":"681","article-title":"Graviton: trusted execution environments on GPUs","author":"volos","year":"2018","journal-title":"OSDI"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304021"},{"key":"ref13","year":"2020","journal-title":"Intel Software Guard Extensions (SGX)"},{"key":"ref14","article-title":"Enabling privacy-preserving, compute-and data-intensive computing using heterogeneous trusted execution environment","author":"zhu","year":"2019","journal-title":"arXiv preprint arXiv 1904 01870"},{"key":"ref15","article-title":"CURE: A security architecture with customizable and resilient enclaves","author":"bahmani","year":"2020","journal-title":"arXiv preprint arXiv 2010 10042"},{"key":"ref16","first-page":"817","article-title":"Telekine: Secure computing with cloud GPUs","author":"hunt","year":"2020","journal-title":"OSDI"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref18","year":"2005","journal-title":"ARM Security Technology Building A Secure System Using TrustZone Technology"},{"key":"ref19","year":"2017","journal-title":"Exploring the nuances of PCI and PCIe"},{"key":"ref28","year":"0","journal-title":"SDAccel examples"},{"key":"ref4","year":"2019","journal-title":"Deploy ML models to field-programmable gate arrays (FPGAs) with Azure Machine Learning"},{"key":"ref3","year":"2019","journal-title":"Amazon ec2 f1 instances Enable faster fpga accelerator development and deployment in the cloud"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/WIFS.2010.5711471"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2016.23009"},{"key":"ref29","year":"0","journal-title":"CNN using HLS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240814"},{"key":"ref8","first-page":"1","article-title":"Intel SGX explained","author":"costan","year":"2016","journal-title":"IACR Cryptol ePrint Arch"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2007.28"},{"key":"ref2","author":"mann","year":"2020","journal-title":"Intel goes all in on AI with latest Xeon scalable FPGA"},{"key":"ref1","year":"2017","journal-title":"Zynq-7000 SoC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3029806.3029822"},{"key":"ref20","first-page":"227","article-title":"Varys: Protecting SGX enclaves from practical side-channel attacks","author":"oleksenko","year":"2018","journal-title":"ATC"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00016"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2980024.2872379"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00060"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2015.51"},{"key":"ref25","first-page":"889","article-title":"Helper data algorithms for PUF-based key generation: Overview and analysis","volume":"34","author":"delvaux","year":"2014","journal-title":"TCAD"}],"event":{"name":"2021 58th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2021,12,5]]},"end":{"date-parts":[[2021,12,9]]}},"container-title":["2021 58th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9585997\/9586083\/09586207.pdf?arnumber=9586207","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:51Z","timestamp":1652201751000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9586207\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,5]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/dac18074.2021.9586207","relation":{},"subject":[],"published":{"date-parts":[[2021,12,5]]}}}