{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T04:04:05Z","timestamp":1767845045619,"version":"3.49.0"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001869","name":"Academia Sinica","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001869","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003711","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,12,5]]},"DOI":"10.1109\/dac18074.2021.9586218","type":"proceedings-article","created":{"date-parts":[[2021,11,8]],"date-time":"2021-11-08T23:30:34Z","timestamp":1636414234000},"page":"595-600","source":"Crossref","is-referenced-by-count":5,"title":["Reptail: Cutting Storage Tail Latency with Inherent Redundancy"],"prefix":"10.1109","author":[{"given":"Yun-Chih","family":"Chen","sequence":"first","affiliation":[]},{"given":"Chun-Feng","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Yuan-Hao","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Tei-Wei","family":"Kuo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"13.1 a 1tb 4b\/cell nand flash memory with tprog=2ms, tr=110?s and 1.2gb\/s high-speed io rate","author":"kim","year":"2020","journal-title":"ISSCC"},{"key":"ref11","year":"2019","journal-title":"Sk hynix delivers engineering samples of terabyte-level solutions based on a 128-layer 4d nand"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062960"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417941"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662493"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.peva.2018.09.004"},{"key":"ref16","year":"2016","journal-title":"Nvm express revision 1 2 1"},{"key":"ref17","year":"2017","journal-title":"InterNational Committee for Information Technology Standards"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037728"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3388831.3388833"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2019.2959305"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304035"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2882910"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2017.103"},{"key":"ref6","article-title":"Reducing ssd read latency via nand flash program and erase suspension","author":"wu","year":"2012","journal-title":"USENIX FAST"},{"key":"ref5","article-title":"An evaluation of different page allocation strategies on high-speed ssds","author":"jung","year":"2012","journal-title":"USENIX HotStorage"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IMW48823.2020.9108135"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3121133"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOMW.2017.8116363"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063117"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.9"},{"key":"ref20","year":"0","journal-title":"FileBench"},{"key":"ref22","first-page":"469","article-title":"Amber*: Enabling precise full-system simulation with detailed modeling of all ssd resources","author":"gouk","year":"2018","journal-title":"Micro"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"ref24","article-title":"2q: A low overhead high performance buffer management replacement algorithm","author":"johnson","year":"1994","journal-title":"VLDB"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2018.00036"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1480439.1480443"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC47752.2019.9042073"}],"event":{"name":"2021 58th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2021,12,5]]},"end":{"date-parts":[[2021,12,9]]}},"container-title":["2021 58th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9585997\/9586083\/09586218.pdf?arnumber=9586218","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:54Z","timestamp":1652201754000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9586218\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,5]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/dac18074.2021.9586218","relation":{},"subject":[],"published":{"date-parts":[[2021,12,5]]}}}