{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:29:19Z","timestamp":1763724559848,"version":"3.37.3"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002367","name":"Chinese Academy of Sciences","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002367","name":"Chinese Academy of Sciences","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,12,5]]},"DOI":"10.1109\/dac18074.2021.9586247","type":"proceedings-article","created":{"date-parts":[[2021,11,8]],"date-time":"2021-11-08T23:30:34Z","timestamp":1636414234000},"page":"1033-1038","source":"Crossref","is-referenced-by-count":13,"title":["BRAHMS: Beyond Conventional RRAM-based Neural Network Accelerators Using Hybrid Analog Memory System"],"prefix":"10.1109","author":[{"given":"Tao","family":"Song","sequence":"first","affiliation":[]},{"given":"Xiaoming","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Xiaoyu","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Yinhe","family":"Han","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/2744769.2744870"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TVLSI.2013.2259512"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/3316781.3322477"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/IEDM19573.2019.8993491"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/LED.2013.2293354"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TVLSI.2018.2819190"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/VLSIC.2018.8502370"},{"year":"2013","author":"jouppi","journal-title":"CACTI-IO Technical Report","key":"ref17"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/3240765.3240825"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"641","DOI":"10.1038\/s41586-020-1942-4","article-title":"Fully hardware-implemented memristor convolutional neural network","volume":"30","author":"yao","year":"2020","journal-title":"Nature"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/2744769.2744900"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/DAC18072.2020.9218590"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TCAD.2018.2883959"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1038\/s41467-020-15254-4"},{"key":"ref2","first-page":"114","article-title":"CASCADE: Connecting RRAMs to Extend Analog Dataflow In An End-To-End In-Memory Processing Paradigm","author":"chou","year":"2019","journal-title":"Micro"},{"key":"ref1","first-page":"14","article-title":"ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars","author":"shafiee","year":"2016","journal-title":"ISCA"},{"key":"ref9","first-page":"27","article-title":"PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory","author":"chi","year":"2016","journal-title":"ISCA"}],"event":{"name":"2021 58th ACM\/IEEE Design Automation Conference (DAC)","start":{"date-parts":[[2021,12,5]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2021,12,9]]}},"container-title":["2021 58th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9585997\/9586083\/09586247.pdf?arnumber=9586247","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:53Z","timestamp":1652201753000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9586247\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dac18074.2021.9586247","relation":{},"subject":[],"published":{"date-parts":[[2021,12,5]]}}}