{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T00:40:11Z","timestamp":1776127211619,"version":"3.50.1"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,5]],"date-time":"2021-12-05T00:00:00Z","timestamp":1638662400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002367","name":"Chinese Academy of Sciences","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,12,5]]},"DOI":"10.1109\/dac18074.2021.9586261","type":"proceedings-article","created":{"date-parts":[[2021,11,8]],"date-time":"2021-11-08T23:30:34Z","timestamp":1636414234000},"page":"49-54","source":"Crossref","is-referenced-by-count":16,"title":["Network-on-Interposer Design for Agile Neural-Network Processor Chip Customization"],"prefix":"10.1109","author":[{"given":"Mengdi","family":"Wang","sequence":"first","affiliation":[]},{"given":"Ying","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Cheng","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Enabling Interposer-based Disintegration of Multi-core Processors","author":"kannan","year":"2015","journal-title":"Micro"},{"key":"ref11","article-title":"NoC Architectures for Silicon Interposer Systems","author":"jerger","year":"2014","journal-title":"Micro"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203849"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9040670"},{"key":"ref14","article-title":"A Versatile and Flexible Chiplet-based System Design for Heterogeneous Many-core Architectures","author":"zheng","year":"2020","journal-title":"DAC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218539"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00066"},{"key":"ref17","article-title":"Simba: Scaling deep-learning inference with multi-chip-module-based architecture","author":"shao","year":"2019","journal-title":"Micro"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00027"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304014"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573525"},{"key":"ref3","year":"0"},{"key":"ref6","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3313231.3352380"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.201"},{"key":"ref7","year":"0"},{"key":"ref2","article-title":"Mobilenets: Efficient convolutional neural networks for mobile vision applications","author":"howard","year":"0","journal-title":"arXiv 1704 04861"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310173"},{"key":"ref1","article-title":"Bert: Pre-training of deep bidirectional transformers for language understanding","author":"devlin","year":"0","journal-title":"arXiv 1810 04805"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080244"},{"key":"ref22","article-title":"SCALE-Sim: Systolic CNN accelerator","author":"samajdar","year":"2018","journal-title":"arXiv preprint arXiv 1811 02883"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2777863"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2402197"},{"key":"ref23","article-title":"A detailed and flexible cycleaccurate network-on-chip simulator","author":"jiang","year":"2013","journal-title":"ISPASS"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"}],"event":{"name":"2021 58th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2021,12,5]]},"end":{"date-parts":[[2021,12,9]]}},"container-title":["2021 58th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9585997\/9586083\/09586261.pdf?arnumber=9586261","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:51Z","timestamp":1652201751000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9586261\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,5]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/dac18074.2021.9586261","relation":{},"subject":[],"published":{"date-parts":[[2021,12,5]]}}}