{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T18:36:15Z","timestamp":1780511775896,"version":"3.54.1"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006785","name":"Google","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006785","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247676","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["XPert: Peripheral Circuit & Neural Architecture Co-search for Area and Energy-efficient Xbar-based Computing"],"prefix":"10.1109","author":[{"given":"Abhishek","family":"Moitra","sequence":"first","affiliation":[{"name":"Yale University,New Haven,CT,USA,06511"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Abhiroop","family":"Bhattacharjee","sequence":"additional","affiliation":[{"name":"Yale University,New Haven,CT,USA,06511"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Youngeun","family":"Kim","sequence":"additional","affiliation":[{"name":"Yale University,New Haven,CT,USA,06511"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Priyadarshini","family":"Panda","sequence":"additional","affiliation":[{"name":"Yale University,New Haven,CT,USA,06511"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref15","article-title":"Neural architecture search without training","author":"mellor","year":"2021","journal-title":"ICML PMLR"},{"key":"ref14","article-title":"Proxylessnas: Direct neural architecture search on target task and hardware","author":"cai","year":"2018"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530476"},{"key":"ref10","first-page":"595","article-title":"Device-circuit-architecture co-exploration for computing-in-memory neural accelerators","author":"jiang","year":"2020","journal-title":"IEEE ToC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2015.09.116"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1186\/s40537-021-00444-8"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2954753"},{"key":"ref16","article-title":"Robust processing-in-memory neural networks via noise-aware normalization","author":"tsai","year":"2020"},{"key":"ref8","article-title":"A peripheral circuit reuse structure integrated with a retimed data flow for low power rram crossbar-based cnn","author":"qiu","year":"2018","journal-title":"DATE"},{"key":"ref7","first-page":"48","article-title":"Analog-to-digital converter design exploration for compute-in-memory accelerators","author":"jiang","year":"2021","journal-title":"IEEE Design & Test"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431554"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"ref6","article-title":"Towards adc-less compute-in-memory accelerators for energy efficient deep learning","author":"saxena","year":"2022","journal-title":"DATE"},{"key":"ref5","article-title":"Tinyadc: Peripheral circuit-aware weight pruning framework for mixed-signal dnn accelerators","author":"yuan","year":"2021","journal-title":"DATE"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,7,9]]},"end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247676.pdf?arnumber=10247676","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:41:47Z","timestamp":1696268507000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247676\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247676","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}