{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,24]],"date-time":"2026-08-24T09:26:15Z","timestamp":1787563575703,"version":"build-2736575974"},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247691","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T13:31:31Z","timestamp":1694784691000},"page":"1-6","source":"Crossref","is-referenced-by-count":23,"title":["BP-NTT: Fast and Compact in-SRAM Number Theoretic Transform with Bit-Parallel Modular Multiplication"],"prefix":"10.1109","author":[{"given":"Jingyao","family":"Zhang","sequence":"first","affiliation":[{"name":"University of California,Riverside"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohsen","family":"Imani","sequence":"additional","affiliation":[{"name":"University of California,Irvine"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Elaheh","family":"Sadredini","sequence":"additional","affiliation":[{"name":"University of California,Riverside"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","year":"0","journal-title":"Design code for parallelism and offloading with intel® advisor"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP.2018.00032"},{"key":"ref15","article-title":"Falcon: Fast-fourier lattice-based compact signatures over ntru","author":"fouque","year":"2018","journal-title":"CSRC NIST"},{"key":"ref14","article-title":"Intel sgx explained","author":"costan","year":"2016","journal-title":"Cryptology ePrint Archive"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0733"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980098"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i1.238-268"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218730"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401062"},{"key":"ref1","year":"0","journal-title":"Selected Algorithms 2022"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.2307\/2003354"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-77287-1_2"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549414"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.2307\/2007970"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776302"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP40776.2020.9053653"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357070"},{"key":"ref20","article-title":"A 28 nm configurable memory (tcam\/bcam\/sram) using push-rule 6t bit cell enabling logic-in-memory","author":"jeloka","year":"2016","journal-title":"IEEE JSSC"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref21","article-title":"Cache automaton","author":"subramaniyan","year":"2017","journal-title":"Micro"},{"key":"ref28","year":"0","journal-title":"LPC1225FBD48 | Arm Cortex-M0 | 32-bit MCU | NXP Semiconductors"},{"key":"ref27","article-title":"Latched carry save adder circuit for multipliers","author":"earle","year":"1967"},{"key":"ref29","article-title":"Pymtl3: A python framework for open-source hardware modeling, generation, simulation, and verification","author":"jiang","year":"2020","journal-title":"Micro"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3151321"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582032"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2022.3202517"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i2.328-356"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2019.i4.17-61"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549381"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3531437.3539699"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,7,9]]},"end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247691.pdf?arnumber=10247691","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T13:41:28Z","timestamp":1696254088000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247691\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247691","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}