{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:43:17Z","timestamp":1740102197160,"version":"3.37.3"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247700","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["CorcPUM: Efficient Processing Using Cross-Point Memory via Cooperative Row-Column Access Pipelining and Adaptive Timing Optimization in Subarrays"],"prefix":"10.1109","author":[{"given":"Chengning","family":"Wang","sequence":"first","affiliation":[{"name":"Huazhong University of Science and Technology,Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, Engineering Research Center of Data Storage Systems and Technology, Ministry of Education of China School of Computer Science and Technology,Wuhan,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dan","family":"Feng","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology,Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, Engineering Research Center of Data Storage Systems and Technology, Ministry of Education of China School of Computer Science and Technology,Wuhan,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Tong","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology,Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, Engineering Research Center of Data Storage Systems and Technology, Ministry of Education of China School of Computer Science and Technology,Wuhan,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingning","family":"Liu","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology,Wuhan National Laboratory for Optoelectronics, Key Laboratory of Information Storage System, Engineering Research Center of Data Storage Systems and Technology, Ministry of Education of China School of Computer Science and Technology,Wuhan,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","first-page":"1","article-title":"JEDEC Standard: DDR4 SDRAM","year":"2021","journal-title":"JESD79-4D"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337202"},{"key":"ref15","first-page":"566","article-title":"Improving write performance on cross-point RRAM arrays by leveraging multidimensional non-uniformity of cell effective voltage","volume":"70","author":"wang","year":"2020","journal-title":"IEEE TC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853230"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415664"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00069"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00039"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2107214"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1063\/1.5004118"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1137\/0913035"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063053"},{"key":"ref24","first-page":"1","article-title":"Rethinking DRAM’s page mode with STT-MRAM","author":"oh","year":"2022","journal-title":"IEEE TC"},{"key":"ref23","first-page":"1","article-title":"A double-data-rate 2 (DDR2) interface phase-change memory with 533MB\/s read-write data rate and 37.5 ns access latency for memory-type storage class memory applications","author":"lung","year":"2016","journal-title":"Proc IMW"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00032"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446093"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0100-6"},{"key":"ref22","first-page":"615","article-title":"Tiered-latency DRAM: A low latency and low cost DRAM architecture","author":"lee","year":"2013","journal-title":"Proc HPCA"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.1815682116"},{"journal-title":"Semiconductor Memories and Systems","year":"2022","author":"redaelli","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317853"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1145\/3007787.3001139","article-title":"Isaac: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars","volume":"44","author":"shafiee","year":"2016","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0054-8"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1201\/9781003138747"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3078505.3078590"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","start":{"date-parts":[[2023,7,9]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247700.pdf?arnumber=10247700","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:40:53Z","timestamp":1696268453000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247700\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247700","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}