{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,12]],"date-time":"2025-11-12T03:33:12Z","timestamp":1762918392807},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247741","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["AVX Timing Side-Channel Attacks against Address Space Layout Randomization"],"prefix":"10.1109","author":[{"given":"Hyunwoo","family":"Choi","sequence":"first","affiliation":[{"name":"The Affiliated Institute of ETRI"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suryeon","family":"Kim","sequence":"additional","affiliation":[{"name":"KAIST"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seungwon","family":"Shin","sequence":"additional","affiliation":[{"name":"KAIST"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2016","journal-title":"Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3A System Programming Guide Part 1","key":"ref13"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/SP.2013.23"},{"year":"2021","journal-title":"Speculative Execution Side Channel Mitigations","key":"ref15"},{"year":"2021","journal-title":"IA-32 Intel Architecture Optimization Reference Manual","key":"ref14"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/2976749.2978356"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1007\/978-3-319-62105-0_11"},{"year":"2021","journal-title":"AMD64 Technology","article-title":"AMD64 Architecture Programmer’s Manual Volume 4: 128-Bit and 256-Bit Media Instructions","key":"ref2"},{"year":"2020","author":"accardi","journal-title":"Function Granular KASLR","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/2976749.2978321"},{"year":"2018","author":"ionescu","journal-title":"Apple Double Map","key":"ref16"},{"year":"2020","author":"li","journal-title":"Support strict kernel memory permissions for security","key":"ref19"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1109\/EuroSP48549.2020.00027","article-title":"TagBleed: Breaking KASLR on the Isolated Kernel Address Space using Tagged TLBs","author":"koschel","year":"2020","journal-title":"IEEE European Symposium on Security and Privacy (EuroS&P)"},{"year":"2019","author":"schwarz","journal-title":"Store-to-leak forwarding Leaking data on meltdown-resistant cpus (updated and extended version)","key":"ref24"},{"key":"ref23","article-title":"Rage Against the Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks","author":"ragab","year":"2021","journal-title":"USENIX Security Symposium (USENIX Security)"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1007\/978-3-662-64322-8_15"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1007\/978-3-030-29959-0_14"},{"key":"ref20","article-title":"AMD Prefetch Attacks through Power and Time","author":"lipp","year":"2022","journal-title":"USENIX Security Symposium (USENIX Security)"},{"year":"2018","journal-title":"Kva shadow Mitigating meltdown on windows","key":"ref22"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/SP40001.2021.00063"},{"key":"ref28","article-title":"Osiris: Automated Discovery of Microarchitectural Side Channels","author":"weber","year":"2021","journal-title":"USENIX Security Symposium (USENIX Security)"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1145\/1315245.1315313"},{"key":"ref29","article-title":"Shu?er: Fast and Deployable Continuous Code Re-Randomization","author":"williams-king","year":"2016","journal-title":"2nd USENIX Symposium on Operating Systems Design and Implementation (OSDI)"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/MICRO.2016.7783743"},{"key":"ref7","first-page":"20","article-title":"A Guide to Vectorization with Intel® C++ Compilers","author":"deilmann","year":"2012","journal-title":"Intel Corporation"},{"key":"ref9","article-title":"Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks","author":"gras","year":"2018","journal-title":"27th USENIX Security Symposium (USENIX Security)"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/3319535.3363219"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/1816038.1815970"},{"year":"2017","author":"corbet","journal-title":"The current state of kernel page-table isolation","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/3320269.3384747"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","start":{"date-parts":[[2023,7,9]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247741.pdf?arnumber=10247741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:41:42Z","timestamp":1696268502000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247741\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247741","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}