{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T07:45:47Z","timestamp":1769845547764,"version":"3.49.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247745","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["vPIM: Efficient Virtual Address Translation for Scalable Processing-in-Memory Architectures"],"prefix":"10.1109","author":[{"given":"Amel","family":"Fatima","sequence":"first","affiliation":[{"name":"University of Virginia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sihang","family":"Liu","sequence":"additional","affiliation":[{"name":"University of Waterloo"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Korakit","family":"Seemakhupt","sequence":"additional","affiliation":[{"name":"University of Virginia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rachata","family":"Ausavarungnirun","sequence":"additional","affiliation":[{"name":"King Mongkut’s University of Technology North Bangkok"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samira","family":"Khan","sequence":"additional","affiliation":[{"name":"University of Virginia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545237"},{"key":"ref15","article-title":"Supporting x86-64 address translation for 100s of GPU lanes","author":"lowe-power","year":"2014","journal-title":"HPCA"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1772690.1772751"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950411"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref1","article-title":"The intel 80386 architecture and implementation","author":"agarwal","year":"1985","journal-title":"IEEE Micro"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080255"},{"key":"ref16","article-title":"Unified memory computer architecture with dynamic graphics memory allocation","author":"michael","year":"2000","journal-title":"U S Patent"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694774"},{"key":"ref18","article-title":"The OpenMP API specification for parallel programming","year":"2022"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080210"},{"key":"ref26","article-title":"Parboil: A revised benchmark suite for scientific and commercial throughput computing","author":"stratton","year":"2012","journal-title":"Center for Reliable and High-Performance Computing"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378493"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.jalgor.2003.12.002"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v29i1.9277"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.56"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165128"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00071"},{"key":"ref9","article-title":"High Bandwidth Memory (HBM) DRAM","year":"2013","journal-title":"Standard No JESD235"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000101"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.22"},{"key":"ref5","article-title":"The GAP benchmark suite","author":"beamer","year":"2015","journal-title":"ArXiv"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,7,9]]},"end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247745.pdf?arnumber=10247745","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:41:17Z","timestamp":1696268477000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247745\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247745","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}