{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:53:32Z","timestamp":1774367612739,"version":"3.50.1"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247746","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"page":"1-6","source":"Crossref","is-referenced-by-count":14,"title":["An FPGA-Compatible TRNG with Ultra-High Throughput and Energy Efficiency"],"prefix":"10.1109","author":[{"given":"Zhaojun","family":"Lu","sequence":"first","affiliation":[{"name":"Huazhong University of Science and Technology,School of Cyber Science and Engineering"}]},{"given":"Houjia","family":"Qidiao","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology,School of Cyber Science and Engineering"}]},{"given":"Qidong","family":"Chen","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology,School of Cyber Science and Engineering"}]},{"given":"Zhenglin","family":"Liu","sequence":"additional","affiliation":[{"name":"Huazhong University of Science and Technology,School of Cyber Science and Engineering"}]},{"given":"Jiliang","family":"Zhang","sequence":"additional","affiliation":[{"name":"Hunan University,College of Semiconductors (College of Integrated Circuits)"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744852"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3199218"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.SP.800-90B"},{"key":"ref14","article-title":"A statistical test suite for random and pseudorandom number generators for cryptographic applications","author":"rukhin","year":"2001","journal-title":"Booz-allen and hamilton inc mclean va Tech Rep"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3087512"},{"key":"ref11","article-title":"A high-speed fpga-based true random number generator using metastability with clock managers","author":"frustaci","year":"2022","journal-title":"IEEE Transactions on Circuits and Systems II Express Briefs"},{"key":"ref10","article-title":"Jitter-based adaptive true random number generation circuits for fpgas in the cloud","author":"li","year":"2022","journal-title":"ACM Transactions on Reconfigurable Technology and Systems (TRETS)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2018.2850770"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2020.3022797"},{"key":"ref17","article-title":"Series FPGAs Configurable Logic Block (UG474)","year":"2016"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.766813"},{"key":"ref19","article-title":"Vivado Design Suite 7 Series FPGA and Zynq-7000 SoC Libraries Guide (UG953)","year":"2022"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.17"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3037173"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3121537"},{"key":"ref9","article-title":"Trot: A three-edge ring oscillator based true random number generator with time-to-digital conversion","author":"gruji?","year":"2022","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2919891"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.267-292"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00027"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00041"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,7,9]]},"end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247746.pdf?arnumber=10247746","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:42:24Z","timestamp":1696268544000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247746\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247746","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}