{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:14:21Z","timestamp":1787012061379,"version":"build-2736575974"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247749","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T13:31:31Z","timestamp":1694784691000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["Bit-Serial Cache: Exploiting Input Bit Vector Repetition to Accelerate Bit-Serial Inference"],"prefix":"10.1109","author":[{"given":"Yun-Chen","family":"Lo","sequence":"first","affiliation":[{"name":"National Tsing Hua University,Department of Electrical Engineering,Hsinchu,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ren-Shuo","family":"Liu","sequence":"additional","affiliation":[{"name":"National Tsing Hua University,Department of Electrical Engineering,Hsinchu,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref8","article-title":"Stripes: Bit-Serial DNN Computing","author":"judd","year":"2016","journal-title":"Micro"},{"key":"ref7","article-title":"UCNN: Exploiting Computational Reuse in Deep Neural Networks via Weight Repetition","author":"hedge","year":"2018","journal-title":"ISCA"},{"key":"ref12","year":"2020","journal-title":"INT4 Precision for AI Inference"},{"key":"ref9","article-title":"Loom: Exploiting Weight and Activation Precisions to Accelerate CNNs","author":"sharify","year":"2018","journal-title":"DAC"},{"key":"ref4","article-title":"Bit-Pragmatic DNN Computing","author":"albericio","year":"0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586315"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00079"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00059"},{"key":"ref5","article-title":"UNPU: A 50.6TOPS\/W unified DNN accelerator with 1b-to-16b fully-variable weight bit-precision","author":"lee","year":"2018","journal-title":"ISSCC"},{"key":"ref10","article-title":"Laconic DL Inference Acceleration","author":"sharify","year":"0"},{"key":"ref2","article-title":"Bit-Tactical: A SW\/HW Approach to Exploiting Value and Bit Sparsity in Neural Networks","author":"lascorz","year":"2019","journal-title":"ASPLOS"},{"key":"ref1","article-title":"DPRed: Making Typical Activation and Weight Values Matter In Deep Learning Computing","author":"delmas","year":"2018","journal-title":"CoRR"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,7,9]]},"end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247749.pdf?arnumber=10247749","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T13:42:21Z","timestamp":1696254141000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247749\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247749","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}