{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:29:50Z","timestamp":1773246590134,"version":"3.50.1"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247755","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["PIM-HLS: An Automatic Hardware Generation Tool for Heterogeneous Processing-In-Memory-based Neural Network Accelerators"],"prefix":"10.1109","author":[{"given":"Yu","family":"Zhu","sequence":"first","affiliation":[{"name":"Tsinghua University,Department of Electronic Engineering, BNRist,Beijing,China"}]},{"given":"Zhenhua","family":"Zhu","sequence":"additional","affiliation":[{"name":"Tsinghua University,Department of Electronic Engineering, BNRist,Beijing,China"}]},{"given":"Guohao","family":"Dai","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Qingyuan Research Institute,Shanghai,China"}]},{"given":"Fengbin","family":"Tu","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology,Department of Electronic and Computer Engineering,Hong Kong"}]},{"given":"Hanbo","family":"Sun","sequence":"additional","affiliation":[{"name":"Tsinghua University,Department of Electronic Engineering, BNRist,Beijing,China"}]},{"given":"Kwang-Ting","family":"Cheng","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology,Department of Electronic and Computer Engineering,Hong Kong"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Tsinghua University,Department of Electronic Engineering, BNRist,Beijing,China"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University,Department of Electronic Engineering, BNRist,Beijing,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-94340-4_1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3013336"},{"key":"ref4","first-page":"1","article-title":"A 28nm 1mb time-domain computing-in-memory 6t-sram macro with a 6.6 ns latency, 1241gops and 37.01 tops\/w for 8b-mac operations for edge-ai devices","volume":"65","author":"Wu","year":"2022","journal-title":"ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731762"},{"key":"ref6","first-page":"466","article-title":"A 28nm 15.59 \u00b5j\/token full-digital bitline-transpose cim-based sparse transformer accelerator with pipeline\/parallel reconfigurable modes","volume":"65","author":"Tu","year":"2022","journal-title":"ISSCC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731715"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365769"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32862.2020.00231"},{"key":"ref10","article-title":"Very deep convolutional networks for large-scale image recognition","author":"Simonyan","year":"2014"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC53450.2021.9567844"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898003"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375306"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3407647"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2020.3043731"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774605"},{"key":"ref17","first-page":"188","article-title":"A 1.041-mb\/mm 2 27.38-tops\/w signed-int8 dynamic-logic-based adc-less sram compute-in-memory macro in 28nm with reconfigurable bitwise operation for ai and embedded applications","volume":"65","author":"Yan","year":"2022","journal-title":"ISSCC"},{"key":"ref18","first-page":"388","article-title":"24.1 a 1mb multibit reram computing-in-memory macro with 14.6 ns parallel mac computing time for cnn based ai edge processors","author":"Xue","year":"2019","journal-title":"ISSCC"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/UCET54125.2021.9674972"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,7,9]]},"end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247755.pdf?arnumber=10247755","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,13]],"date-time":"2024-03-13T23:02:13Z","timestamp":1710370933000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247755\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247755","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}