{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T13:28:04Z","timestamp":1773840484992,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004608","name":"Natural Science Foundation of Jiangsu Province","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004608","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247773","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"page":"1-6","source":"Crossref","is-referenced-by-count":11,"title":["Uint-Packing: Multiply Your DNN Accelerator Performance via Unsigned Integer DSP Packing"],"prefix":"10.1109","author":[{"given":"Jingwei","family":"Zhang","sequence":"first","affiliation":[{"name":"Southeast University,School of Electronics Science and Engineering,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng","family":"Zhang","sequence":"additional","affiliation":[{"name":"Southeast University,School of Electronics Science and Engineering,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinye","family":"Cao","sequence":"additional","affiliation":[{"name":"Southeast University,School of Electronics Science and Engineering,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guoqing","family":"Li","sequence":"additional","affiliation":[{"name":"Southeast University,School of Electronics Science and Engineering,Nanjing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","first-page":"331","article-title":"Efficient multiple constant multiplication using dsp blocks in fpga","author":"can","year":"2018","journal-title":"FPL"},{"key":"ref12","first-page":"1","article-title":"Lsfq: A low precision full integer quantization for high-performance fpga-based cnn acceleration","author":"zhenshan","year":"2021","journal-title":"Cool Chips"},{"key":"ref15","first-page":"35","article-title":"Pir-dsp: An fpga dsp block architecture for multi-precision deep neural networks","author":"seyedramin","year":"2019","journal-title":"FCCM"},{"key":"ref14","author":"tiantian","year":"2020","journal-title":"Convolutional Neural Network with INT4 Optimization on Xilinx Devices"},{"key":"ref11","author":"yao","year":"2017","journal-title":"Deep learning with INT8 optimization on Xilinx devices white paper"},{"key":"ref10","first-page":"888","article-title":"Double mac on a dsp: Boosting the performance of convolutional neural networks on fpgas","volume":"38","author":"sugil","year":"2018","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"ref2","first-page":"10012","article-title":"Swin transformer: Hierarchical vision transformer using shifted windows","author":"ze","year":"2021","journal-title":"ICCV"},{"key":"ref1","first-page":"11963","article-title":"Scaling up your kernels to 31x31: Revisiting large kernel design in cnns","author":"xiaohan","year":"2022","journal-title":"CVPR"},{"key":"ref17","article-title":"Near-precise parameter approximation for multiple multiplications on a single dsp block","author":"ercan","year":"2021","journal-title":"IEEE Trans Computers"},{"key":"ref16","article-title":"Dsp-packing: Squeezing low-precision arithmetic into fpga dsp blocks","author":"jan","year":"2022","journal-title":"FPL"},{"key":"ref18","first-page":"140","article-title":"Hikonv: High throughput quantized convolution with novel bit-wise management and computation","author":"xinheng","year":"2022","journal-title":"ASP-DAC"},{"key":"ref8","first-page":"1","article-title":"Dnnexplorer: a framework for modeling and exploring a novel paradigm of fpga-based dnn accelerator","author":"xiaofan","year":"2020","journal-title":"ICCAD"},{"key":"ref7","first-page":"1027","article-title":"Tait: One-shot full-integer lightweight dnn quantization via tunable activation imbalance transfer","author":"weixiong","year":"2021","journal-title":"DAC"},{"key":"ref9","first-page":"1471","article-title":"Multipumping flexible dsp blocks for resource reduction on xilinx fpgas","volume":"36","author":"bajaj","year":"2016","journal-title":"IEEE Trans Comput Aided Des Integr Circuits Syst"},{"key":"ref4","first-page":"145","article-title":"Accelerating and pruning cnns for semantic segmentation on fpga","author":"pierpaolo","year":"2022","journal-title":"DAC"},{"key":"ref3","first-page":"1394","article-title":"Fpga-aware automatic acceleration framework for vision transformer with mixed-scheme quantization: late breaking results","author":"mengshu","year":"2022","journal-title":"DAC"},{"key":"ref6","first-page":"112","article-title":"N3h-core: Neuron-designed neural network accelerator via fpga-based heterogeneous computing cores","author":"yu","year":"2022","journal-title":"FPGA"},{"key":"ref5","first-page":"101","article-title":"Logic shrinkage: Learned fpga netlist sparsity for efficient neural network inference","author":"erwei","year":"2022","journal-title":"FPGA"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,7,9]]},"end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247773.pdf?arnumber=10247773","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:42:11Z","timestamp":1696268531000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247773\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247773","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}