{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,8]],"date-time":"2026-05-08T16:14:18Z","timestamp":1778256858564,"version":"3.51.4"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247775","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["Invited: Buried Power Rails and Back-side Power Grids: Prospects and Challenges"],"prefix":"10.1109","author":[{"given":"S. S. Teja","family":"Nibhanupudi","sequence":"first","affiliation":[{"name":"The University of Texas at Austin,Circuit Research Lab,Chandra Department of Electrical and Computer Engineering,Austin,TX,USA,78712"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sirish","family":"Oruganti","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin,Circuit Research Lab,Chandra Department of Electrical and Computer Engineering,Austin,TX,USA,78712"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rahul","family":"Mathur","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin,Circuit Research Lab,Chandra Department of Electrical and Computer Engineering,Austin,TX,USA,78712"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nishant","family":"Gupta","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin,Circuit Research Lab,Chandra Department of Electrical and Computer Engineering,Austin,TX,USA,78712"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meizhi","family":"Wang","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin,Circuit Research Lab,Chandra Department of Electrical and Computer Engineering,Austin,TX,USA,78712"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaydeep P.","family":"Kulkarni","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin,Circuit Research Lab,Chandra Department of Electrical and Computer Engineering,Austin,TX,USA,78712"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265076"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2921209"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3143078"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372042"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISI53945.2021.9624778"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830328"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3186657"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51909.2023.00334"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2021.3111386"},{"key":"ref1","first-page":"29","article-title":"A 10nm high performance and low-power cmos technology featuring 3 rd generation finfet transistors, self-aligned quad patterning, contact over active gate and cobalt local interconnects","author":"auth","year":"2017","journal-title":"2017 IEEE International Electron Devices Meeting (IEDM)"},{"key":"ref17","article-title":"Paths towards ultra high-density interconnect 3d systems: contribution of wafer geometry for achieving sub 200nm wafer-to-wafer bonding overlay","author":"iacovo","year":"2020","journal-title":"2020 International Conference and Exhibition on Device Packaging"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32862.2020.00020"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/iTherm54085.2022.9899603"},{"key":"ref18","first-page":"1","article-title":"External i\/o interfaces in sub-5nm gaa ns technology and stco scaling options","author":"chen","year":"2021","journal-title":"2021 Symposium on VLSI Technology"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51906.2022.00244"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3033510"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3205561"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2018.8430407"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993617"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2019.8731234"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2018.8430415"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,7,9]]},"end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247775.pdf?arnumber=10247775","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:41:10Z","timestamp":1696268470000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247775\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247775","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}