{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T01:44:25Z","timestamp":1767836665626,"version":"3.49.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006190","name":"Research and Development","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006190","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247776","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["RMP-MEM: A HW\/SW Reconfigurable Multi-Port Memory Architecture for Multi-PEA Oriented CGRA"],"prefix":"10.1109","author":[{"given":"Qidie","family":"Wu","sequence":"first","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiangyuan","family":"Gu","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youxu","family":"Lin","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Boxiao","family":"Han","sequence":"additional","affiliation":[{"name":"China Mobile Research Institute,Beijing,China,100053"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongjun","family":"He","sequence":"additional","affiliation":[{"name":"China Mobile Research Institute,Beijing,China,100053"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Hu","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits, BNRist,Beijing,China,100084"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080214"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/12.2208"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3465998.3466016"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2263155"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554773"},{"key":"ref8","first-page":"39","article-title":"A Survey of Coarse-Grained Reconfigurable Architecture and Design: Taxonomy, Challenges, and Applications","volume":"52","author":"liu","year":"2019","journal-title":"Comput Surveys"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723122"},{"key":"ref9","first-page":"6","article-title":"A Multi Banked - Multi Ported - Non Blocking Shared L2 Cache for MPSoC Platforms","author":"loi","year":"2014","journal-title":"Proceedings of the Conference on Design Automation & Test in Europe (Dresden Germany) (DATE ’14)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2797600"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145730"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555805"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,7,9]]},"end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247776.pdf?arnumber=10247776","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:41:59Z","timestamp":1696268519000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247776\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247776","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}