{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T03:01:22Z","timestamp":1768014082134,"version":"3.49.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247818","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["PUMICE: Processing-using-Memory Integration with a Scalar Pipeline for Symbiotic Execution"],"prefix":"10.1109","author":[{"given":"Socrates S.","family":"Wong","sequence":"first","affiliation":[{"name":"Cornell University,Computer Systems Laboratory,Ithaca,NY,USA,14853"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cecilio C.","family":"Tamarit","sequence":"additional","affiliation":[{"name":"Cornell University,Computer Systems Laboratory,Ithaca,NY,USA,14853"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 F.","family":"Mart\u00ednez","sequence":"additional","affiliation":[{"name":"Cornell University,Computer Systems Laboratory,Ithaca,NY,USA,14853"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00074"},{"key":"ref12","article-title":"The RISC-V Instruction Set Manual. I:1356","author":"waterman","year":"2011"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3075618"},{"key":"ref10","first-page":"273","article-title":"Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology","author":"seshadri","year":"2017","journal-title":"the 28th Annual International Symposium on Microarchitecture MICRO-95"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305148"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346181"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00054"},{"key":"ref3","first-page":"15","author":"caminal","year":"2022","journal-title":"Accelerating Database Analytic Query WorkloadsUsing an Associative Processor"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322257"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501193"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,7,9]]},"end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247818.pdf?arnumber=10247818","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:42:00Z","timestamp":1696268520000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247818\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247818","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}