{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T20:32:12Z","timestamp":1769200332193,"version":"3.49.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247824","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["Design Automation for Cryogenic CMOS Circuits"],"prefix":"10.1109","author":[{"given":"Victor M.","family":"van Santen","sequence":"first","affiliation":[{"name":"University of Stuttgart,Germany"}]},{"given":"Marcel","family":"Walter","sequence":"additional","affiliation":[{"name":"Technical University of Munich,Germany"}]},{"given":"Florian","family":"Klemme","sequence":"additional","affiliation":[{"name":"University of Stuttgart,Germany"}]},{"given":"Shivendra Singh","family":"Parihar","sequence":"additional","affiliation":[{"name":"University of Stuttgart,Germany"}]},{"given":"Girish","family":"Pahwa","sequence":"additional","affiliation":[{"name":"University of California,Berkeley,USA"}]},{"given":"Yogesh S.","family":"Chauhan","sequence":"additional","affiliation":[{"name":"IIT Kanpur,India"}]},{"given":"Robert","family":"Wille","sequence":"additional","affiliation":[{"name":"Technical University of Munich,Germany"}]},{"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[{"name":"University of Stuttgart,Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03469-4"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-00528-y"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s10909-012-0461-6"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1119\/1.1463744"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1666-5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tbcas.2017.2776256"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2038697"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265065"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/16.3372"},{"key":"ref11","article-title":"A 0.31 V Vmin Cryogenic SRAM Based Memory in 14nm FinFET Technology For Quantum Application","volume-title":"VLSI Symposium","author":"Joshi"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313862"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3097971"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref15","article-title":"The EPFL combinational benchmark suite","author":"Amar\u00fa","year":"2015","journal-title":"IWLS"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597155"},{"key":"ref17","article-title":"Restructuring multilevel networks by using function approximations","author":"Cortadella","year":"2003"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/dac.2006.229287"},{"key":"ref19","article-title":"Scalable logic synthesis using a simple circuit structure","volume-title":"Proc. IWLS","author":"Brayton"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068720"},{"key":"ref21","article-title":"Simulation and satisfiability in logic synthesis","author":"Zhang","year":"2005","journal-title":"Computing"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296425"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882484"},{"key":"ref24","article-title":"A power optimization toolbox for logic synthesis and mapping","author":"Jang","year":"2009"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0817-5_8"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(96)00002-8"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,7,9]]},"end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247824.pdf?arnumber=10247824","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T01:14:00Z","timestamp":1709342040000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247824\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247824","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}