{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,23]],"date-time":"2026-10-23T12:00:25Z","timestamp":1792756825069,"version":"4.5.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247830","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["BlueFace: Integrating an Accelerator into the Core\u2019s Pipeline through Algorithm-Interface Co-Design for Real-Time SoCs"],"prefix":"10.1109","author":[{"given":"Zhe","family":"Jiang","sequence":"first","affiliation":[{"name":"University of Cambridge,UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nathan","family":"Fisher","sequence":"additional","affiliation":[{"name":"Wayne State University,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nan","family":"Guan","sequence":"additional","affiliation":[{"name":"City University of Hong Kong,Hong Kong SAR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zheng","family":"Dong","sequence":"additional","affiliation":[{"name":"Wayne State University,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","author":"burns","year":"2001","journal-title":"Real-Time Systems and Programming Languages Ada 95 Real-Time Java and Real-Time POSIX"},{"key":"ref12","article-title":"eXtension Interface","year":"0"},{"key":"ref15","article-title":"The RISC-V instruction set manual. volume 1: User-level ISA","author":"waterman","year":"2019","journal-title":"University of California Berkeley Tech Rep"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/321738.321743"},{"key":"ref20","article-title":"FreeRTOS official website","year":"0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530432"},{"key":"ref22","article-title":"EEMBC benchmark","year":"0"},{"key":"ref10","article-title":"A globally arbitrated memory tree for mixed-time-criticality systems","author":"gomony","year":"2016","journal-title":"IEEE Trans on Computers"},{"key":"ref21","article-title":"Renesas: Automotive Use Cases","author":"electronics","year":"0"},{"key":"ref2","first-page":"111","article-title":"Nanowire transistors","author":"dey","year":"2023","journal-title":"Fabless Semiconductor Manufacturing"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218652"},{"key":"ref17","article-title":"Sonicboom: The 3rd generation berkeley out-of-order machine","author":"zhao","year":"2020","journal-title":"Workshop on CARRV"},{"key":"ref16","author":"hennessy","year":"2011","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref19","author":"harris","year":"2021","journal-title":"Digital Design and Computer Architecture RISC-V Edition"},{"key":"ref18","article-title":"Website: Xilinx AMBA APB IP","year":"0"},{"key":"ref8","article-title":"AMBA AXI 5.0","year":"0"},{"key":"ref7","article-title":"The rocket chip generator","author":"asanovic","year":"2016","journal-title":"Technical Report UCB\/EECS-2016-17 University of California Berkeley"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3179227"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3390\/electronics11040505"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218640"},{"key":"ref6","article-title":"Website: Tesla, FSD","year":"0"},{"key":"ref5","article-title":"Modeling and analysis of bus contention for hardware accelerators in FPGA SoCs","author":"restuccia","year":"2020","journal-title":"IEEE Proc of ECRTS"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,7,9]]},"end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247830.pdf?arnumber=10247830","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:40:49Z","timestamp":1696268449000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247830\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247830","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}