{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:56:42Z","timestamp":1780675002352,"version":"3.54.1"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247838","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["Lightweight Structural Choices Operator for Technology Mapping"],"prefix":"10.1109","author":[{"given":"Antoine","family":"Grosnit","sequence":"first","affiliation":[{"name":"Huawei Noah&#x2019;s Ark Lab"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Matthieu","family":"Zimmer","sequence":"additional","affiliation":[{"name":"Huawei Noah&#x2019;s Ark Lab"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rasul","family":"Tutunov","sequence":"additional","affiliation":[{"name":"Huawei Noah&#x2019;s Ark Lab"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xing","family":"Li","sequence":"additional","affiliation":[{"name":"Huawei Noah&#x2019;s Ark Lab"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lei","family":"Chen","sequence":"additional","affiliation":[{"name":"Huawei Noah&#x2019;s Ark Lab"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"Huawei Noah&#x2019;s Ark Lab"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mingxuan","family":"Yuan","sequence":"additional","affiliation":[{"name":"Huawei Noah&#x2019;s Ark Lab"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haitham","family":"Bou-Ammar","sequence":"additional","affiliation":[{"name":"University College London,Huawei Noah&#x2019;s Ark Lab"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397290"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117208"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081434"},{"key":"ref14","article-title":"On-the-fly compression of logical circuits","author":"ganay","year":"2000","journal-title":"Proc of the International Workshop on Logic Synthesis"},{"key":"ref11","first-page":"15","article-title":"Scalable logic synthesis using a simple circuit structure","author":"mishchenko","year":"2006","journal-title":"Proc of the International Workshop on Logic Synthesis"},{"key":"ref10","article-title":"Verilog HDL: a guide to digital design and synthesis","author":"palnitkar","year":"1996"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.329262"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275138"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3045014"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref19","first-page":"597","article-title":"Lazy man&#x2019;s logic synthesis","author":"yang","year":"2012","journal-title":"2012 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105357"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218691"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DSD53832.2021.00020"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643505"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586331"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: An Academic Industrial Strength Verification Tool","author":"brayton","year":"2010","journal-title":"Computer Aided Verification"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297386"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"ref28","article-title":"HEBO: Pushing The Limits of Sample-Efficient Hyperparameter Optimisation","volume":"74","author":"cowen-rivers","year":"2022","journal-title":"Journal of Artificial Intelligence Research"},{"key":"ref27","article-title":"The EPFL combinational benchmark suite","author":"amar\u00fa","year":"2015","journal-title":"Proceedings of the 24th International Workshop on Logic & Synthesis (IWLS)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723144"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.644605"},{"key":"ref9","article-title":"FRAIGs: A Unifying Representation for Logic Synthesis and Verification","author":"mishchenko","year":"2005"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227753"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37940"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560122"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021735"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,7,9]]},"end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247838.pdf?arnumber=10247838","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:40:59Z","timestamp":1696268459000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247838\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247838","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}