{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:43:31Z","timestamp":1740102211860,"version":"3.37.3"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247841","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["PIE-DRAM: Postponing IECC to Enhance DRAM performance with access table"],"prefix":"10.1109","author":[{"given":"JaeHwa","family":"Jeon","sequence":"first","affiliation":[{"name":"Yonsei University,Department of Electrical and Electronic Engineering,Seoul,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae-Youn","family":"Hong","sequence":"additional","affiliation":[{"name":"Yonsei University,Department of Electrical and Electronic Engineering,Seoul,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunghoon","family":"Kim","sequence":"additional","affiliation":[{"name":"Yonsei University,Department of Electrical and Electronic Engineering,Seoul,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Insu","family":"Choi","sequence":"additional","affiliation":[{"name":"Yonsei University,Department of Electrical and Electronic Engineering,Seoul,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joon-Sung","family":"Yang","sequence":"additional","affiliation":[{"name":"Yonsei University,Department of Electrical and Electronic Engineering,Seoul,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"b","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref3","article-title":"Co-architecting controllers and dram to enhance dram process scaling","volume":"14","author":"k","year":"2014","journal-title":"The Memory Forum"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ISCAS.2019.8702372"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/DAC18072.2020.9218745"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/3195970.3196136"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","start":{"date-parts":[[2023,7,9]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247841.pdf?arnumber=10247841","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:41:57Z","timestamp":1696268517000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247841\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247841","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}