{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,22]],"date-time":"2026-09-22T16:20:23Z","timestamp":1790094023961,"version":"4.0.1"},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100018537","name":"National Science and Technology Major Project","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100018537","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004407","name":"Tsinghua National Laboratory for Information Science and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004407","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247850","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["ANAS: Asynchronous Neuromorphic Hardware Architecture Search Based on a System-Level Simulator"],"prefix":"10.1109","author":[{"given":"Jian","family":"Zhang","sequence":"first","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jilin","family":"Zhang","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dexuan","family":"Huo","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hong","family":"Chen","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3316782.3321546"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2017.2759700"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC48570.2021.00013"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC47793.2019.9056903"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3404992"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/82.842110"},{"key":"ref9","article-title":"Neural-hardware architecture search","volume-title":"NeurIPS WS","author":"Lin"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586250"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3022327"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.01099"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00058"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218700"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218676"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.34"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2011.6033439"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3291054"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457239"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3241051"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3068766"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3501770"},{"key":"ref23","article-title":"The gem5 simulator: Version 20.0+","author":"Lowe-Power","year":"2020"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2016.7579330"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.3389\/fncom.2015.00099"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.781"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2021.3110991"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s11042-020-10139-6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2985963"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530476"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,7,9]]},"end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247850.pdf?arnumber=10247850","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T01:14:11Z","timestamp":1709342051000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247850\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247850","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}