{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:31:27Z","timestamp":1763724687831},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247905","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"source":"Crossref","is-referenced-by-count":4,"title":["Improving Standard-Cell Design Flow using Factored Form Optimization"],"prefix":"10.1109","author":[{"given":"Alessandro Tempia","family":"Calvino","sequence":"first","affiliation":[{"name":"EPFL,Integrated Systems Laboratory,Lausanne,Switzerland"}]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[{"name":"University of California,Department of EECS,Berkeley,USA"}]},{"given":"Herman","family":"Schmit","sequence":"additional","affiliation":[{"name":"Google,Mountain View,USA"}]},{"given":"Ethan","family":"Mahintorabi","sequence":"additional","affiliation":[{"name":"Google,Mountain View,USA"}]},{"given":"Giovanni De","family":"Micheli","sequence":"additional","affiliation":[{"name":"EPFL,Integrated Systems Laboratory,Lausanne,Switzerland"}]},{"given":"Xiaoqing","family":"Xu","sequence":"additional","affiliation":[{"name":"X, the Moonshot Factory,Mountain View,USA"}]}],"member":"263","reference":[{"key":"ref13","article-title":"Factor cuts","author":"chatterjee","year":"2006","journal-title":"IEEE\/ACM ICCAD"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/264995.264996"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2016.04.006","article-title":"ASAP7: A 7-nm finFET predictive process design kit","author":"clark","year":"2016","journal-title":"Microelectronics Journal"},{"key":"ref14","author":"parhami","year":"2010","journal-title":"Computer Arithmetic Algorithms and Hardware Designs"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2410764"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: An academic industrial-strength verification tool","author":"brayton","year":"2010","journal-title":"Computer Aided Verification"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3037885"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415613"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270347"},{"key":"ref1","article-title":"The decomposition of switching functions","author":"ashenhurst","year":"1957","journal-title":"Proc Int Symp on the Theory of Switching"},{"key":"ref17","article-title":"The decomposition and factorization of boolean expression","author":"brayton","year":"1982","journal-title":"Proc ISCAS"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275118"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1988.25686"},{"key":"ref18","article-title":"IWLS 2005 benchmarks","year":"0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712552"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"ref3","article-title":"SIS: A system for sequential circuit synthesis","author":"sentovich","year":"1992","journal-title":"Tech Rep"},{"key":"ref6","article-title":"Scalable logic synthesis using a simple circuit structure","author":"mishchenko","year":"2006","journal-title":"Proc IWLS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382541"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,7,9]]},"end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247905.pdf?arnumber=10247905","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:41:23Z","timestamp":1696268483000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247905\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247905","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}