{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:45:53Z","timestamp":1767339953441,"version":"3.37.3"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247907","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["General-Purpose Gate-Level Simulation with Partition-Agnostic Parallelism"],"prefix":"10.1109","author":[{"given":"Zizheng","family":"Guo","sequence":"first","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China"}]},{"given":"Zuodong","family":"Zhang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China"}]},{"given":"Xun","family":"Jiang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China"}]},{"given":"Wuxi","family":"Li","sequence":"additional","affiliation":[{"name":"AMD Inc."}]},{"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China"}]},{"given":"Runsheng","family":"Wang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China"}]},{"given":"Ru","family":"Huang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Beijing,China"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1970353.1970362"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3545008.3545091"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090871"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1970353.1970363"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372664"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2714564"},{"year":"0","key":"ref22","article-title":"OpenSTA"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPDC.2010.26"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530597"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391475"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530601"},{"year":"0","key":"ref17","article-title":"Synopsys VCS"},{"key":"ref16","first-page":"521","article-title":"Parallel logic simulation of million-gate VLSI circuits","author":"zhu","year":"2005","journal-title":"Proc MASCOTS"},{"key":"ref19","article-title":"Simulation of packet communication architecture computer systems","author":"bryant","year":"1977","journal-title":"Cambridge MIT Lab for Computer Science"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/358598.358613"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630056"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415773"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-Asia51099.2020.00032"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/84537.84545"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/0376-5075(79)90009-6"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643571"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415740"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","start":{"date-parts":[[2023,7,9]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247907.pdf?arnumber=10247907","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:41:06Z","timestamp":1696268466000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247907\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247907","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}