{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T07:59:51Z","timestamp":1767772791751,"version":"3.37.3"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002367","name":"Chinese Academy of Sciences","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247914","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"page":"1-6","source":"Crossref","is-referenced-by-count":10,"title":["TOTAL: Multi-Corners Timing Optimization Based on Transfer and Active Learning"],"prefix":"10.1109","author":[{"given":"Wei W.","family":"Xing","sequence":"first","affiliation":[{"name":"Beihang University,School of Integrated Circuit Science and Engineering,Beijing,China,100191"}]},{"given":"Zheng","family":"Xing","sequence":"additional","affiliation":[{"name":"Rockchip Electronics Co., Ltd,Graphics & Computing Department,Fuzhou,China,350003"}]},{"given":"Rongqi","family":"Lu","sequence":"additional","affiliation":[{"name":"Sichuan Normal University,College of Physics and Electronic Engineering,Sichuan,China,610101"}]},{"given":"Zhelong","family":"Wang","sequence":"additional","affiliation":[{"name":"Wuhan University of Technology,School of Information Engineering,Wuhan,China,430070"}]},{"given":"Ning","family":"Xu","sequence":"additional","affiliation":[{"name":"Wuhan University of Technology,School of Information Engineering,Wuhan,China,430070"}]},{"given":"Yuanqing","family":"Cheng","sequence":"additional","affiliation":[{"name":"Beihang University,School of Integrated Circuit Science and Engineering,Beijing,China,100191"}]},{"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[{"name":"Beihang University,School of Integrated Circuit Science and Engineering,Beijing,China,100191"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364533"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/3206.001.0001"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.3390\/electronics11101571"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1115\/1.4046074"},{"key":"ref11","first-page":"111","article-title":"A performance optimization method by gate sizing using statistical static timing analysis","author":"onodera","year":"0","journal-title":"Proc of ISPD 2000"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923635"},{"key":"ref2","first-page":"168","article-title":"Unobserved corner” prediction: Reducing timing analysis effort for faster design convergence in advanced-node design","author":"saul","year":"0","journal-title":"Proc of DATE 2019"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998465"},{"key":"ref16","first-page":"2611","article-title":"Scalable High-Order Gaussian Process Regression","author":"zhe","year":"0","journal-title":"AISTATS 2019"},{"key":"ref8","first-page":"1","article-title":"pvt2: process, voltage, temperature and time-dependent variability in scaled cmos process","author":"islam","year":"0","journal-title":"Proc of ICCAD 2018"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372666"},{"year":"0","key":"ref9","article-title":"Multilinear operators for higher-order decompositions"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6044931"},{"key":"ref3","article-title":"Method and system for extraction of parasitic interconnect impedance including inductance","author":"chang","year":"2003","journal-title":"US Patent"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530597"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78155-4_12"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","start":{"date-parts":[[2023,7,9]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247914.pdf?arnumber=10247914","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:41:45Z","timestamp":1696268505000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247914\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247914","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}