{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,5]],"date-time":"2026-08-05T18:10:04Z","timestamp":1785953404488,"version":"3.56.0"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247943","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["Orchestrated Scheduling and Partitioning for Improved Address Translation in GPUs"],"prefix":"10.1109","author":[{"given":"Bingyao","family":"Li","sequence":"first","affiliation":[{"name":"University of Pittsburgh,Department of Computer Science,Pittsburgh,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yueqi","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh,Department of Computer Science,Pittsburgh,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xulong","family":"Tang","sequence":"additional","affiliation":[{"name":"University of Pittsburgh,Department of Computer Science,Pittsburgh,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480083"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3410463.3414639"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339595"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref11","first-page":"307","article-title":"SpecTLB: A mechanism for speculative address translation","author":"barr","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173194"},{"key":"ref2","article-title":"SEESAW: Using Super-pages to Improve VIPT Caches","author":"parasar","year":"2018","journal-title":"ISCA"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123975"},{"key":"ref17","article-title":"10th Dimacs Implementation Challenge-Graph Partitioning and Graph Clustering","author":"sanders","year":"2012"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2013.6704684"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835965"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2299539"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3410463.3414633"},{"key":"ref23","article-title":"Next Generation CUDA Compute Architecture: Kepler GK110","year":"2012"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3093336.3037704"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173169"},{"key":"ref22","article-title":"Neither more nor less: optimizing thread-level parallelism for gpgpus","author":"kay?ran","year":"2013","journal-title":"PACT"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3309697.3331473"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830773"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080217"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835964"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749471"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322223"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2023,7,9]]},"end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247943.pdf?arnumber=10247943","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:40:46Z","timestamp":1696268446000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247943\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247943","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}