{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:43:22Z","timestamp":1740102202444,"version":"3.37.3"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006190","name":"Research and Development","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006190","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247963","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Correlation-guided Placement for Nonvolatile FPGAs"],"prefix":"10.1109","author":[{"given":"Mengying","family":"Zhao","sequence":"first","affiliation":[{"name":"Shandong University,School of Computer Science and Technology,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fanjin","family":"Xu","sequence":"additional","affiliation":[{"name":"Shandong University,School of Computer Science and Technology,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huichuan","family":"Zheng","sequence":"additional","affiliation":[{"name":"Shandong University,School of Computer Science and Technology,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Zhang","sequence":"additional","affiliation":[{"name":"Shandong University,School of Computer Science and Technology,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuqing","family":"Xiong","sequence":"additional","affiliation":[{"name":"Shandong University,School of Computer Science and Technology,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiping","family":"Jia","sequence":"additional","affiliation":[{"name":"Shandong University,School of Computer Science and Technology,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaojun","family":"Cai","sequence":"additional","affiliation":[{"name":"Shandong University,School of Computer Science and Technology,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7294013"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428038"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/330855.330988"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062198"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857261"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000461"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312499"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2392104"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2878180"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3109863"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317881"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3400885"},{"key":"ref4","first-page":"94","article-title":"GMS: generic memristive structure for non-volatile FPGAs","author":"gaillardon","year":"2012","journal-title":"VLSI-SoC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681636"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102532"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2998779"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","start":{"date-parts":[[2023,7,9]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247963.pdf?arnumber=10247963","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:41:51Z","timestamp":1696268511000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247963\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247963","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}