{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:00:14Z","timestamp":1758124814673,"version":"3.37.3"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,9]],"date-time":"2023-07-09T00:00:00Z","timestamp":1688860800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,9]]},"DOI":"10.1109\/dac56929.2023.10247977","type":"proceedings-article","created":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:31:31Z","timestamp":1694799091000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["A Convolution Neural Network Accelerator Design with Weight Mapping and Pipeline Optimization"],"prefix":"10.1109","author":[{"given":"Lixia","family":"Han","sequence":"first","affiliation":[{"name":"Peking University,School of Integrated Circuits"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Huang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zheng","family":"Zhou","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiyang","family":"Chen","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyan","family":"Liu","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinfeng","family":"Kang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","first-page":"1","article-title":"Design efficient deep learning accelerator: Challenges and opportunities","author":"emer","year":"2017","journal-title":"Proc VLSI Short Course"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240770"},{"key":"ref23","first-page":"260c","article-title":"A 35mW8 b 8.8 GS\/s SAR ADC with low-power capacitive reference buffers in 32nm Digital SOI CMOS","author":"kull","year":"2013","journal-title":"VLSI"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00538"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431617"},{"key":"ref22","first-page":"500","article-title":"33.2 A fully integrated analog ReRAM based 78.4 TOPS\/W compute-in-memory chip with fully parallel MAC computing","author":"liu","year":"2020","journal-title":"ISSCC"},{"key":"ref10","first-page":"1","article-title":"A 40-nm, 2M-Cell, 8b-Precision, Hybrid SLC-MLC PCM Computing-in-Memory Macro with 20.5-65.0 TOPS\/W for Tiny-Al Edge Devices","volume":"65","author":"khwa","year":"2022","journal-title":"ISSCC"},{"key":"ref21","first-page":"28","article-title":"CACTI 6.0: A tool to model large caches","volume":"27","author":"muralimanohar","year":"2009","journal-title":"HP Laboratories"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"371","DOI":"10.1038\/s41928-020-0435-7","article-title":"Neuro-inspired computing chips","volume":"3","author":"zhang","year":"2020","journal-title":"Nature Electronics"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218505"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858419"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702715"},{"key":"ref8","first-page":"245","article-title":"A 22nm 4Mb 8b-precision ReRAM computing-in-memory macro with 11.91 to 195.7 TOPS\/W for tiny AI edge devices","volume":"64","author":"xue","year":"2021","journal-title":"ISSCC"},{"key":"ref7","first-page":"1","article-title":"An 8-Mb DC-Current-Free Binary-to-8b Precision ReRAM Nonvolatile Computing-in-Memory Macro using Time-Space-Readout with 1286.4-21.6 TOPS\/W for Edge-AI Devices","volume":"65","author":"hung","year":"2022","journal-title":"ISSCC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492362"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586212"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287635"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530478"}],"event":{"name":"2023 60th ACM\/IEEE Design Automation Conference (DAC)","start":{"date-parts":[[2023,7,9]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2023,7,13]]}},"container-title":["2023 60th ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10247654\/10247655\/10247977.pdf?arnumber=10247977","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:42:19Z","timestamp":1696268539000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10247977\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,9]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/dac56929.2023.10247977","relation":{},"subject":[],"published":{"date-parts":[[2023,7,9]]}}}