{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:34:36Z","timestamp":1773246876687,"version":"3.50.1"},"reference-count":35,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002367","name":"Chinese Academy of Sciences","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/dac63849.2025.11132437","type":"proceedings-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T17:35:41Z","timestamp":1757957741000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["MOSS: Multi-Modal Representation Learning on Sequential Circuits"],"prefix":"10.1109","author":[{"given":"Mingjun","family":"Wang","sequence":"first","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bin","family":"Sun","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianan","family":"Mu","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Feng","family":"Gu","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Boyu","family":"Han","sequence":"additional","affiliation":[{"name":"Stanford University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tianmeng","family":"Yang","sequence":"additional","affiliation":[{"name":"Peking University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinyu","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Silin","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yihan","family":"Wen","sequence":"additional","affiliation":[{"name":"Beijing University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hui","family":"Wang","sequence":"additional","affiliation":[{"name":"CASTEST Co., Ltd"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Gao","sequence":"additional","affiliation":[{"name":"CASTEST Co., Ltd"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiteng","family":"Chao","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Husheng","family":"Han","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zizhen","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shengwen","family":"Liang","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jing","family":"Ye","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bei","family":"Yu","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huawei","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences,State Key Lab of Processors"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1186\/s42162-024-00380-w"},{"issue":"1","key":"ref2","first-page":"1","article-title":"A survey on fpga electronic design automation technology based on machine learning","volume":"45","author":"Tian","year":"2023","journal-title":"Journal of Electronics & Information Technology"},{"key":"ref3","article-title":"Towards machine learning for placement and routing in chip design: a methodological overview","author":"Yan","year":"2022","journal-title":"arXiv preprint arXiv:2202.13564"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3465373"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-13074-8_7"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351885"},{"key":"ref7","volume-title":"Machine Learning Techniques for VLSI Chip Design","author":"Kumar"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1201\/9781003201038-2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530410"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD55463.2022.9900101"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3697118"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691722"},{"key":"ref13","article-title":"CktGNN: Circuit graph neural network for electronic design automation","author":"Dong","year":"2023","journal-title":"arXiv preprint arXiv:2308.16406"},{"key":"ref14","article-title":"DeepSeq2: Enhanced Sequential Circuit Learning with Disentangled Representations","author":"Khan","year":"2024","journal-title":"arXiv preprint arXiv:2411.00530"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.aiopen.2021.01.001"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3292500.3330961"},{"key":"ref17","article-title":"Gnnexplainer: Generating explanations for graph neural networks","volume":"32","author":"Ying","year":"2019","journal-title":"Advances in neural information processing systems"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/s44287-024-00076-z"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-023-08346-x"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2024.3434464"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323798"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546639"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3626184.3639700"},{"key":"ref24","article-title":"Analysis of LLM-models in optimizing and designing VHDL code","author":"Korvala","year":"2023"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD62225.2024.10740242"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.3390\/electronics14010120"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2018.2798607"},{"key":"ref28","first-page":"12888","article-title":"Blip: Bootstrapping language-image pre-training for unified vision-language understanding and generation","volume-title":"International conference on machine learning. PMLR","author":"Li"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.inffus.2021.12.003"},{"key":"ref30","first-page":"8748","article-title":"Learning transferable visual models from natural language supervision","volume-title":"International Conference on Machine Learning (ICML)","author":"Radford"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3031549"},{"key":"ref32","article-title":"Yi: Open foundation models by 01. ai","author":"Young","year":"2024","journal-title":"arXiv preprint arXiv:2403.04652"},{"key":"ref33","year":"2023","journal-title":"Design Compiler dR User Guide"},{"key":"ref34","article-title":"Primepower user guide","year":"2022"},{"key":"ref35","year":"2019","journal-title":"VCS User Guide"}],"event":{"name":"2025 62nd ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,6,22]]},"end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 62nd ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11132383\/11132091\/11132437.pdf?arnumber=11132437","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T05:23:51Z","timestamp":1758000231000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11132437\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/dac63849.2025.11132437","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}