{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:36:40Z","timestamp":1773247000885,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/dac63849.2025.11132448","type":"proceedings-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T17:35:41Z","timestamp":1757957741000},"page":"1-7","source":"Crossref","is-referenced-by-count":4,"title":["DCO-3D: Differentiable Congestion Optimization in 3D ICs"],"prefix":"10.1109","author":[{"given":"Hao-Hsiang","family":"Hsiao","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology,School of ECE,Atlanta,GA"}]},{"given":"Yi-Chen","family":"Lu","sequence":"additional","affiliation":[{"name":"NVIDIA,Santa Clara,CA,USA"}]},{"given":"Pruek","family":"Vanna-Iampikul","sequence":"additional","affiliation":[{"name":"Burapha University,Deparment of Electrical Engineering,Chonburi,Thailand"}]},{"given":"Anthony","family":"Agnesina","sequence":"additional","affiliation":[{"name":"NVIDIA,Santa Clara,CA,USA"}]},{"given":"Rongjian","family":"Liang","sequence":"additional","affiliation":[{"name":"NVIDIA,Santa Clara,CA,USA"}]},{"given":"Yuan-Hsiang","family":"Lu","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology,School of ECE,Atlanta,GA"}]},{"given":"Haoxing","family":"Ren","sequence":"additional","affiliation":[{"name":"NVIDIA,Santa Clara,CA,USA"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology,School of ECE,Atlanta,GA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3372780.3375567"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036681"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753259"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240843"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3626184.3633324"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3372780.3375560"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317876"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045178"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/date.2019.8715126"},{"key":"ref10","article-title":"Siamese neural networks for one-shot image recognition","volume-title":"ICML deep learning workshop","volume":"2","author":"Koch"},{"key":"ref11","first-page":"1","article-title":"Pin-3D: A Physical Synthesis and Post-Layout Optimization Flow for Heterogeneous Monolithic 3D ICs","volume-title":"2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"Kiran Pentapati"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796507"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247864"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872361"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226584"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323811"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3453480"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364463"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD48534.2019.9142051"}],"event":{"name":"2025 62nd ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,6,22]]},"end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 62nd ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11132383\/11132091\/11132448.pdf?arnumber=11132448","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T05:36:22Z","timestamp":1758000982000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11132448\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/dac63849.2025.11132448","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}