{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T06:12:26Z","timestamp":1758089546925,"version":"3.44.0"},"reference-count":42,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100010002","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100010002","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/dac63849.2025.11132492","type":"proceedings-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T17:35:41Z","timestamp":1757957741000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["LeakyDSP: Exploiting Digital Signal Processing Blocks to Sense Voltage Fluctuations in FPGAs"],"prefix":"10.1109","author":[{"given":"Xin","family":"Zhang","sequence":"first","affiliation":[{"name":"Peking University,School of Software and Microelectronics"}]},{"given":"Jiajun","family":"Zou","sequence":"additional","affiliation":[{"name":"Peking University,School of Software and Microelectronics"}]},{"given":"Yi","family":"Yang","sequence":"additional","affiliation":[{"name":"Peking University,School of Software and Microelectronics"}]},{"given":"Qingni","family":"Shen","sequence":"additional","affiliation":[{"name":"Peking University,School of Software and Microelectronics"}]},{"given":"Zhi","family":"Zhang","sequence":"additional","affiliation":[{"name":"The University of Western,Australia"}]},{"given":"Yansong","family":"Gao","sequence":"additional","affiliation":[{"name":"The University of Western,Australia"}]},{"given":"Zhonghai","family":"Wu","sequence":"additional","affiliation":[{"name":"Peking University,School of Software and Microelectronics"}]},{"given":"Trevor E.","family":"Carlson","sequence":"additional","affiliation":[{"name":"National University of Singapore"}]}],"member":"263","reference":[{"year":"2007","key":"ref1","article-title":"AES Encryption Core"},{"article-title":"Compute optimized instance families with FPGAs","year":"2024","author":"Alibaba","key":"ref2"},{"year":"2024","key":"ref3","article-title":"Amazon EC2 F1 Instances"},{"year":"2024","key":"ref4","article-title":"AWS EC2 FPGA HDK+SDK errata"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00296-0_5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP51992.2021.00040"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICIINFS.2015.7399063"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00010"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00070"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116481"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS57882.2023.10138941"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3460229"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586098"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2024.i1.51-86"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.5555\/3488766.3488822"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942094"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3328222"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446755"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2016.2610966"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378482"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3474058"},{"year":"2024","key":"ref22","article-title":"Project Brainwave"},{"year":"2024","key":"ref23","article-title":"Project Catapult"},{"year":"2024","key":"ref24","article-title":"Machine learning"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473915"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00045"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474363"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2023.i2.543-567"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IMPACT59481.2023.10348649"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1049\/el.2019.0163"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i4.589-613"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i1.657-678"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637587"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.23919\/CCC58697.2023.10240398"},{"key":"ref35","article-title":"Vivado design suite user guide: Dynamic function exchange (ug909)"},{"year":"2024","key":"ref36","article-title":"Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity, Bandwidth, and Power Efficiency"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_59"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378491"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530494"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3656525"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3106169"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00049"}],"event":{"name":"2025 62nd ACM\/IEEE Design Automation Conference (DAC)","start":{"date-parts":[[2025,6,22]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 62nd ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11132383\/11132091\/11132492.pdf?arnumber=11132492","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T05:58:46Z","timestamp":1758002326000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11132492\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/dac63849.2025.11132492","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}