{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:55:35Z","timestamp":1773248135558,"version":"3.50.1"},"reference-count":63,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/dac63849.2025.11132516","type":"proceedings-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T17:35:41Z","timestamp":1757957741000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Invited: EDA for Heterogeneous Integration"],"prefix":"10.1109","author":[{"given":"Emad","family":"Haque","sequence":"first","affiliation":[{"name":"Arizona State University,Tempe,AZ,USA"}]},{"given":"Pragnya","family":"Nalla","sequence":"additional","affiliation":[{"name":"University of Minnesota,Minneapolis,MN,USA"}]},{"given":"Chetan Choppali","family":"Sudarshan","sequence":"additional","affiliation":[{"name":"Arizona State University,Tempe,AZ,USA"}]},{"given":"Divya","family":"Yogi","sequence":"additional","affiliation":[{"name":"University of Minnesota,Minneapolis,MN,USA"}]},{"given":"Hangyu","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Minnesota,Minneapolis,MN,USA"}]},{"given":"Chaitali","family":"Chakrabarti","sequence":"additional","affiliation":[{"name":"Arizona State University,Tempe,AZ,USA"}]},{"given":"Vidya A.","family":"Chhabria","sequence":"additional","affiliation":[{"name":"Arizona State University,Tempe,AZ,USA"}]},{"given":"Ramesh","family":"Harjani","sequence":"additional","affiliation":[{"name":"University of Minnesota,Minneapolis,MN,USA"}]},{"given":"Jeff","family":"Zhang","sequence":"additional","affiliation":[{"name":"Arizona State University,Tempe,AZ,USA"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota,Minneapolis,MN,USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HCS59251.2023.10254716"},{"key":"ref2","first-page":"3","article-title":"3D-ISC: A 65 nm 3D compatible in-sensor computing accelerator with reconfigurable tile architecture for real-time DVS data compression","volume-title":"Proc. ASSCC","author":"Krishnan","year":"2023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3169899"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2025.3540663"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.201"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960207"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993637"},{"key":"ref8","year":"2023","journal-title":"Heterogeneous Integration Roadmap, Chapter 1"},{"key":"ref9","first-page":"144","article-title":"Lakefield and mobility compute: A 3D stacked 10 nm and 22 FFL hybrid processor system in 12 12 mm2, 1 mm package-onpackage","volume-title":"Proc. ISSCC","author":"Gomes","year":"2020"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731673"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2873584"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063103"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51906.2022.00178"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036341"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/dac18074.2021.9586194"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019499"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2017.2659700"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2019.00301"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2025.3531348"},{"key":"ref20","first-page":"6","article-title":"System technology cooptimization and design challenges for 3D IC","volume-title":"Proc. CICC","author":"Jeloka","year":"2022"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10992960"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00058"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247947"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473875"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2021.3104725"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2021.3065690"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/apec48139.2024.10509453"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/apec.2014.6803344"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED54688.2022.9806286"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/BCICTS54660.2023.10310708"},{"key":"ref31","first-page":"372","article-title":"A sub-ns response fully integrated battery-connected switched-capacitor voltage regulator delivering 0.19 W \/ mm2 at 73 % efficiency","volume-title":"Proc. ISSCC","author":"Le","year":"2013"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2014.6946050"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742946"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837483"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3177877"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC58585.2023.10256973"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2280139"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3132554"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.809658"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000454"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1561\/1000000007"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3526115"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676829"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055171"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1016\/j.ijheatmasstransfer.2016.08.040"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2022.3185401"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2024.3516653"},{"key":"ref48","first-page":"243","article-title":"Circuit reliability: From physics to architectures: Embedded tutorial paper","volume-title":"Proc. ICCAD","author":"Fang","year":"2012"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1116\/6.0000476"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2021.114200"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643570"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323810"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488842"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2014.2356714"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1063\/5.0139658"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2335154"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2021.111585"},{"key":"ref58","year":"2025","journal-title":"Assembly design kits (ADK), version 1.0"},{"key":"ref59","article-title":"Accelerating innovation through a standard chiplet interface: The advanced interface bus (AIB)","author":"Kehlet","journal-title":"Intel"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2950352"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2022.3207195"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/3626184.3635286"},{"key":"ref63","journal-title":"3Dblox-Chiplet connectivity and physical properties description language (ieee p.3537)"}],"event":{"name":"2025 62nd ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,6,22]]},"end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 62nd ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11132383\/11132091\/11132516.pdf?arnumber=11132516","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T18:07:54Z","timestamp":1762538874000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11132516\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":63,"URL":"https:\/\/doi.org\/10.1109\/dac63849.2025.11132516","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}