{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T17:02:44Z","timestamp":1764349364049,"version":"3.44.0"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/dac63849.2025.11132548","type":"proceedings-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T17:35:41Z","timestamp":1757957741000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["FPGA-TrustZone: Security Extension of TrustZone to FPGA for SoC-FPGA Heterogeneous Architecture"],"prefix":"10.1109","author":[{"given":"Shupeng","family":"Wang","sequence":"first","affiliation":[{"name":"Shandong University,School of Cyber Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xindong","family":"Fan","sequence":"additional","affiliation":[{"name":"Quan Cheng Laboratory,Jinan,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiao","family":"Xu","sequence":"additional","affiliation":[{"name":"Shandong University,School of Cyber Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuchen","family":"Wang","sequence":"additional","affiliation":[{"name":"Shandong University,School of Cyber Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Ju","sequence":"additional","affiliation":[{"name":"Quan Cheng Laboratory,Jinan,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zimeng","family":"Zhou","sequence":"additional","affiliation":[{"name":"Shandong University,School of Cyber Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319452"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.12783\/dtetr\/imeia2016\/9229"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3071608"},{"key":"ref4","article-title":"Intel sgx explained","author":"Costan","year":"2016","journal-title":"Cryptology ePrint Archive"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3342195.3387532"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3291047"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPSN61024.2024.00021"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/INFOCOM52122.2024.10621088"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMC.2021.3086143"},{"article-title":"Towards a trusted execution environment via reconfigurable fpga","volume-title":"arXiv preprint arXiv:2107.03781","author":"Pereira","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586207"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2024.3371332"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s42514-023-00158-8"},{"key":"ref14","article-title":"Towards runtime customizable trusted execution environment on fpga-soc","author":"Wang","year":"2023","journal-title":"arXiv preprint arXiv:2307.04375"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2900235"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3472959"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD49232.2020.9218417"}],"event":{"name":"2025 62nd ACM\/IEEE Design Automation Conference (DAC)","start":{"date-parts":[[2025,6,22]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 62nd ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11132383\/11132091\/11132548.pdf?arnumber=11132548","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T05:52:08Z","timestamp":1758001928000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11132548\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dac63849.2025.11132548","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}