{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T20:08:06Z","timestamp":1783714086873,"version":"3.55.0"},"reference-count":35,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/dac63849.2025.11132607","type":"proceedings-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T17:35:41Z","timestamp":1757957741000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["CXL-INTERPLAY: Unraveling and Characterizing CXL Interference in Modern Computer Systems"],"prefix":"10.1109","author":[{"given":"Shunyu","family":"Mao","sequence":"first","affiliation":[{"name":"Tsinghua University,Department of Electronic Engineering"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiajun","family":"Luo","sequence":"additional","affiliation":[{"name":"Tsinghua University,Department of Electronic Engineering"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yixin","family":"Li","sequence":"additional","affiliation":[{"name":"Tsinghua University,Department of Electronic Engineering"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiapeng","family":"Zhou","sequence":"additional","affiliation":[{"name":"Alibaba Group"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Weidong","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology,Chinese Academy of Sciences"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zheng","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology,Chinese Academy of Sciences"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Teng","family":"Ma","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology,Chinese Academy of Sciences"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shuwen","family":"Deng","sequence":"additional","affiliation":[{"name":"Tsinghua University,Department of Electronic Engineering"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00027"},{"key":"ref2","article-title":"AMD64 Technology Platform Quality of Service Extensions","year":"2022"},{"key":"ref3","article-title":"Flexible i\/o tester","author":"Axboe","year":"2022"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-12413-6_62"},{"key":"ref5","article-title":"Performance Analysis and Tuning on Modern CPUs: Squeeze the last bit of performance from your application. Independently published","author":"Bakhvalov","year":"2020"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3572751.3572765"},{"key":"ref7","article-title":"The gap benchmark suite","author":"Beamer","year":"2017"},{"key":"ref8","article-title":"Compute express link specification","year":"2020"},{"key":"ref9","article-title":"Cxl protocol hard ip functionality accelerates a wide range of data-centric workloads","author":"Corporation"},{"key":"ref10","article-title":"Intel resource director technology (intel rdt) framework","year":"2015"},{"key":"ref11","article-title":"Intel performance counter monitor","year":"2024"},{"key":"ref12","article-title":"Intel 64 and IA-32 Architectures Software Developer\u2019s Manual Volume 2B: Instruction Set Reference","year":"2024"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2024.3373763"},{"key":"ref14","article-title":"Control Groups v2","author":"Heo","year":"2015"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613167"},{"key":"ref17","article-title":"Exploring and evaluating real-world cxl: Use cases and system adoption","author":"Liu","year":"2024"},{"key":"ref18","article-title":"Cz120 memory expansion module"},{"key":"ref19","article-title":"Sk hynix introduces industry\u2019s first cxlbased computational memory solution (cms) at the ocp global summit","author":"NEWSROOM","year":"2022"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3615979.3656059"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3498683"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS57955.2024.00076"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/BigComp57234.2023.00011"},{"key":"ref24","article-title":"Redis","author":"Sanfilippo","year":"2009"},{"key":"ref25","article-title":"Samsung develops industry\u2019s first cxl dram supporting exl 2.0","author":"Semiconductor","year":"2022"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3235972"},{"key":"ref27","article-title":"Lightweight frequencybased tiering for cxl memory systems","author":"Song","year":"2023","journal-title":"arXiv preprint arXiv:2312.04789"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614256"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3627703.3650061"},{"key":"ref30","article-title":"A persistent key-value store for fast storage environments","author":"team","year":"2024"},{"key":"ref31","article-title":"Cxl memory expander controller (mxc)","author":"Technology"},{"key":"ref32","first-page":"6","article-title":"Filebench: A flexible framework for file system benchmarking.; login","volume":"41","author":"Vasily","year":"2016","journal-title":"The USENIX Magazine"},{"key":"ref33","article-title":"Cxlmemsim: A pure software simulated cxl. mem for performance characterization","author":"Yang","year":"2023","journal-title":"arXiv preprint arXiv:2303.06153"},{"key":"ref34","first-page":"199","article-title":"MT^ 2: Memory bandwidth regulation on hybrid NVM\/DRAM platforms","volume-title":"20th USENIX Conference on File and Storage Technologies (FAST 22)","author":"Yi"},{"key":"ref35","article-title":"Tinyllama: An open-source small language model","author":"Zhang","year":"2024"},{"key":"ref36","article-title":"Managing memory tiers with cxl in virtualized environments","volume-title":"Symposium on Operating Systems Design and Implementation","author":"Zhong"}],"event":{"name":"2025 62nd ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,6,22]]},"end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 62nd ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11132383\/11132091\/11132607.pdf?arnumber=11132607","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T05:24:06Z","timestamp":1758000246000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11132607\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/dac63849.2025.11132607","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}