{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T15:57:44Z","timestamp":1781193464614,"version":"3.54.1"},"reference-count":39,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/dac63849.2025.11132615","type":"proceedings-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T17:35:41Z","timestamp":1757957741000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["Monolithic 3D FPGA Design and Synthesis with Back-End-of-Line Configuration Memories"],"prefix":"10.1109","author":[{"given":"Faaiq","family":"Waqar","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology,Atlanta,GA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiahao","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of California &#x2013; Los Angeles,Los Angeles,CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anni","family":"Lu","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology,Atlanta,GA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zifan","family":"He","sequence":"additional","affiliation":[{"name":"University of California &#x2013; Los Angeles,Los Angeles,CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[{"name":"University of California &#x2013; Los Angeles,Los Angeles,CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology,Atlanta,GA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2020.103324"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722202"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-018-3761-1"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3071607"},{"issue":"3","key":"ref5","first-page":"1","article-title":"FPGA vs. ASIC efficiency gaps for CNN inference","volume-title":"ACM Trans. Reconfigurable Technol. Syst.","volume":"11","author":"Boutros"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2231881"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176703"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JDT.2013.2292580"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631324"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/asiamat.2010.5"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2024.3372938"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2024.3447020"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2024.3480899"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631371"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3301298"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554783"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275142"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/imw59701.2024.10536968"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-022-00718-w"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631312"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371981"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2063444"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2874880"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723158"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2011.6135428"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840857"},{"issue":"298","key":"ref30","first-page":"1","article-title":"Power consumption at 40 and 45 nm","author":"Klein"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD62626.2024.10733248"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3177577"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2789723"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1049\/ip-vis:20041114"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1201\/9781351003827-1"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3604802"},{"issue":"1","key":"ref37","first-page":"11","article-title":"Advanced encryption standard (AES) algorithm to encrypt and decrypt data","volume":"16","author":"Abdullah","year":"2017","journal-title":"Cryptogr. Netw. Secur."},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3342555"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502368"}],"event":{"name":"2025 62nd ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,6,22]]},"end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 62nd ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11132383\/11132091\/11132615.pdf?arnumber=11132615","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T05:47:41Z","timestamp":1758001661000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11132615\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/dac63849.2025.11132615","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}