{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:50:24Z","timestamp":1781884224475,"version":"3.54.5"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/dac63849.2025.11132623","type":"proceedings-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T17:35:41Z","timestamp":1757957741000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["SCONE: A Logic Locking Technique Utilizing SMT Solver and Circuit Encoding Scheme for Efficient Hardware IP Protection"],"prefix":"10.1109","author":[{"given":"Zhaokun","family":"Han","sequence":"first","affiliation":[{"name":"Texas A&M University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniel","family":"Xing","sequence":"additional","affiliation":[{"name":"University of Maryland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kostas","family":"Amberiadis","sequence":"additional","affiliation":[{"name":"National Institute of Standards and Technology (NIST)"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ankur","family":"Srivastava","sequence":"additional","affiliation":[{"name":"University of Maryland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jeyavijayan Jv","family":"Rajendran","sequence":"additional","affiliation":[{"name":"University of Maryland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484823"},{"key":"ref3","article-title":"Method and Apparatus for Camouflaging a Standard Cell based Integrated Circuit with Micro Circuits and Post Processing","author":"Cocchi","year":"2012"},{"key":"ref4","first-page":"495","article-title":"Securing Computer Hardware Using 3D Integrated Circuit (IC) Technology and Split Manufacturing for Obfuscation","volume-title":"USENIX Security Symposium","author":"Imeson"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2750088"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858346"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.2968183"},{"key":"ref10","first-page":"1055","article-title":"Does logic locking work with EDA tools?","volume-title":"USENIX Security Symposium","author":"Han"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2968898"},{"key":"ref12","article-title":"Benchmarking at the Frontier of Hardware Security: Lessons from Logic Locking","author":"Tan","year":"2020","journal-title":"arXiv preprint arXiv:2006.06806"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180480"},{"key":"ref14","article-title":"Finite State Machine (FSM) encoding in VHDL: binary, one-hot, and others","author":"Meeus","year":"2021"},{"key":"ref15","first-page":"24","article-title":"ABC: An Academic IndustrialStrength Verification Tool","volume-title":"International Conference on Computer Aided Verification (CAV)","author":"Brayton"},{"key":"ref16","article-title":"Design Compiler NXT","year":"2024"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"ref18","first-page":"87","article-title":"Characteristics of the ITC\u201999 Benchmark Circuits","volume-title":"IEEE International Test Synthesis Workshop","author":"Davidson"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-68402-9_37"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.14778\/2732967.2732972"},{"key":"ref21","article-title":"Common Evaluation Platform","author":"Hicks","year":"2024"},{"key":"ref22","first-page":"1","article-title":"Active Hardware Metering for Intellectual Property Protection and Security","volume-title":"USENIX Security Symposium","volume":"20","author":"Alkabani"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"293","DOI":"10.46586\/tches.v2018.i3.293-330","article-title":"On the Difficulty of FSM-based Hardware Obfuscation","author":"Fyrbiak","year":"2018","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774649"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3387873"},{"key":"ref26","first-page":"3828","article-title":"SAIL: Analyzing structural artifacts of logic locking using machine learning","volume-title":"IEEE Transactions on Information Forensics and Security","volume":"16","author":"Chakraborty"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3431389"},{"issue":"8","key":"ref28","doi-asserted-by":"crossref","first-page":"1529","DOI":"10.1109\/TVLSI.2021.3089555","article-title":"SCOPE: Synthesis-based constant propagation attack on logic locking","volume":"29","author":"Alaql","year":"2021","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"3","key":"ref29","first-page":"1602","article-title":"OMLA: An oracle-less machine learning-based attack on logic locking","volume":"69","author":"Alrahis","year":"2022","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"ref30","first-page":"91","article-title":"INSIGHT: Attacking Industry-Adopted Learning Resilient Logic Locking Techniques Using Explainable Graph Neural Network","volume-title":"USENIX Security Symposium","author":"Mankali"}],"event":{"name":"2025 62nd ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,6,22]]},"end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 62nd ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11132383\/11132091\/11132623.pdf?arnumber=11132623","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T05:40:09Z","timestamp":1758001209000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11132623\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/dac63849.2025.11132623","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}