{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T06:12:07Z","timestamp":1758089527385,"version":"3.44.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/dac63849.2025.11132743","type":"proceedings-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T17:35:41Z","timestamp":1757957741000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Efficient Weight Mapping and Resource Scheduling on Crossbar-based Multi-core CIM Systems"],"prefix":"10.1109","author":[{"given":"Hanjie","family":"Liu","sequence":"first","affiliation":[{"name":"Beihang University,Hangzhou International Innovation Institute School of Integrated Circuit Science and Engineering,National Key Laboratory of Spintronics,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sifan","family":"Sun","sequence":"additional","affiliation":[{"name":"Beihang University,Hangzhou International Innovation Institute School of Integrated Circuit Science and Engineering,National Key Laboratory of Spintronics,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aifei","family":"Zhang","sequence":"additional","affiliation":[{"name":"Zhicun Research Lab,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haiyan","family":"Qin","sequence":"additional","affiliation":[{"name":"Beihang University,Hangzhou International Innovation Institute School of Integrated Circuit Science and Engineering,National Key Laboratory of Spintronics,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yutong","family":"Wu","sequence":"additional","affiliation":[{"name":"Zhicun Research Lab,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minhao","family":"Gu","sequence":"additional","affiliation":[{"name":"Zhicun Research Lab,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shihang","family":"Fu","sequence":"additional","affiliation":[{"name":"Zhicun Research Lab,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuaikai","family":"Liu","sequence":"additional","affiliation":[{"name":"Zhicun Research Lab,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baosen","family":"Liu","sequence":"additional","affiliation":[{"name":"Zhicun Research Lab,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wang","family":"Kang","sequence":"additional","affiliation":[{"name":"Beihang University,Hangzhou International Innovation Institute School of Integrated Circuit Science and Engineering,National Key Laboratory of Spintronics,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253226"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2644865.2541967"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586103"},{"journal-title":"arXiv: 2406.08413 [cs.AR].","article-title":"Memory Is All You Need: An Overview of Compute-in-Memory Architectures for Accelerating Large Language Model Inference","author":"Wolters","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC57769.2023.10321873"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/islped58423.2023.10244618"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2023.3298705"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268341"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3227529"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/WCCCT56755.2023.10052488"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247928"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247977"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3349502"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240825"}],"event":{"name":"2025 62nd ACM\/IEEE Design Automation Conference (DAC)","start":{"date-parts":[[2025,6,22]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 62nd ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11132383\/11132091\/11132743.pdf?arnumber=11132743","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T05:35:32Z","timestamp":1758000932000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11132743\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/dac63849.2025.11132743","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}