{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T06:13:12Z","timestamp":1758089592453,"version":"3.44.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/dac63849.2025.11132751","type":"proceedings-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T17:35:41Z","timestamp":1757957741000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["ATLAS: A Self-Supervised and Cross-Stage Netlist Power Model for Fine-Grained Time-Based Layout Power Analysis"],"prefix":"10.1109","author":[{"given":"Wenkai","family":"Li","sequence":"first","affiliation":[{"name":"Hong Kong University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yao","family":"Lu","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenji","family":"Fang","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jing","family":"Wang","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qijun","family":"Zhang","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiyao","family":"Xie","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2023","key":"ref1","article-title":"PrimePower: RTL to signoff power analysis"},{"year":"2021","key":"ref2","article-title":"PowerPro\u00ae RTL Low-Power"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317884"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480064"},{"article-title":"How good is your Verilog RTL code? A quick answer from machine learning","volume-title":"International Conference on Computer-Aided Design (ICCAD)","author":"Sengupta","key":"ref5"},{"key":"ref6","article-title":"Sns\u2019s not a synthesizer: a deep-learning-based synthesis predictor","author":"Xu","year":"2022","journal-title":"ISCA"},{"key":"ref7","first-page":"167","article-title":"Fast, robust and transferable prediction for hardware logic synthesis","volume-title":"Proceedings of the 56th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Xu"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/iccad57390.2023.10323951"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657349"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/dac18072.2020.9218643"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530497"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323798"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530410"},{"key":"ref14","article-title":"Sgformer: Simplifying and empowering transformers for largegraph representations","author":"Wu","year":"2023","journal-title":"Advances in Neural Information Processing Systems (NeurIPS)"},{"article-title":"Representation learning with contrastive predictive coding","year":"2018","author":"Oord","key":"ref15"},{"article-title":"How powerful are graph neural networks?","volume-title":"International Conference on Learning Representations","author":"Xu","key":"ref16"},{"article-title":"DIFFormer: Scalable (graph) transformers induced by energy constrained diffusion","volume-title":"The Eleventh International Conference on Learning Representations","author":"Wu","key":"ref17"},{"article-title":"Nodeformer: a scalable graph structure learning transformer for node classification","volume-title":"Proceedings of the 36th International Conference on Neural Information Processing Systems","author":"Wu","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2939672.2939785"},{"year":"2021","key":"ref20","article-title":"VCS\u00ae functional verification solution"},{"volume-title":"Design Compiler\u00ae RTL Synthesis","year":"2021","key":"ref21"},{"volume-title":"TSMC 40nm LP process technology","year":"2008","key":"ref22"}],"event":{"name":"2025 62nd ACM\/IEEE Design Automation Conference (DAC)","start":{"date-parts":[[2025,6,22]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 62nd ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11132383\/11132091\/11132751.pdf?arnumber=11132751","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T05:38:57Z","timestamp":1758001137000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11132751\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/dac63849.2025.11132751","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}