{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:57:01Z","timestamp":1773248221447,"version":"3.50.1"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001321","name":"National Research Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001321","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/dac63849.2025.11132817","type":"proceedings-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T17:35:41Z","timestamp":1757957741000},"page":"1-7","source":"Crossref","is-referenced-by-count":3,"title":["Design and Technology Co-optimization Utilizing Flip-FET (FFET) Standard Cells"],"prefix":"10.1109","author":[{"given":"Jaehoon","family":"Ahn","sequence":"first","affiliation":[{"name":"Seoul National University,Department of Electrical and Computer Engineering,Seoul,Korea"}]},{"given":"Taewhan","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University,Department of Electrical and Computer Engineering,Seoul,Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510618"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993617"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2019.8731234"},{"key":"ref4","volume-title":"System and method for back side signal routing","author":"Chen","year":"2022"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473897"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3649476.3658728"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676824"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631460"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643537"},{"key":"ref10","first-page":"1","article-title":"Nctucell: A dda-aware cell library generator for finfet structure with implicitly adjustable grid map","volume-title":"Proceedings of the 56th Annual Design Automation Conference","author":"Li"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3037885"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546524"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2910579"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3065639"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2021.3092769"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3658261"},{"key":"ref17","article-title":"Openroad: Toward a self-driving, opensource digital layout implementation tool chain","volume-title":"Proceedings of Government Microcircuit Applications and Critical Technology Conference","author":"Ajayi"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78800-3_24"},{"key":"ref20","volume-title":"Synopsys Design Compiler and PrimeLib User Guide"},{"key":"ref21","volume-title":"Cadence Innovus User Guide"},{"key":"ref22","volume-title":"Cfet_fp","author":"Kim","year":"2024"},{"key":"ref23","article-title":"Opencores: Open source ip-cores"}],"event":{"name":"2025 62nd ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,6,22]]},"end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 62nd ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11132383\/11132091\/11132817.pdf?arnumber=11132817","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T05:36:16Z","timestamp":1758000976000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11132817\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/dac63849.2025.11132817","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}