{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:54:37Z","timestamp":1773194077521,"version":"3.50.1"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/dac63849.2025.11132875","type":"proceedings-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T17:35:41Z","timestamp":1757957741000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["Cayman: Custom Accelerator Generation with Control Flow and Data Access Optimization"],"prefix":"10.1109","author":[{"given":"Youwei","family":"Xiao","sequence":"first","affiliation":[{"name":"Peking University,School of Integrated Circuits"}]},{"given":"Fan","family":"Cui","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits"}]},{"given":"Zizhang","family":"Luo","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits"}]},{"given":"Weijie","family":"Peng","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits"}]},{"given":"Yun","family":"Liang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1","article-title":"Toward an open-source digital flow: First learnings from the openroad project","volume-title":"Proceedings of the 56th Annual Design Automation Conference","volume":"20","author":"Ajayi"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775897"},{"key":"ref3","article-title":"Bluespec accelerate-hls","year":"2024"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3546070"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253189"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968307"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744794"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530432"},{"key":"ref9","article-title":"High-Level Synthesis: Introduction to Chip and System Design","volume-title":"Springer Science & Business Media","author":"Gajski"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3012211"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637566"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/dac18074.2021.9586329"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530411"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178258"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174264"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247872"},{"key":"ref17","first-page":"1","article-title":"Rapid generation of high-quality risc-v processors from functional instruction set specifications","volume-title":"Proceedings of the 56th Annual Design Automation Conference","volume":"20","author":"Liu"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3620666.3651375"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855950"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439464"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480094"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1735970.1736044"},{"key":"ref23","doi-asserted-by":"crossref","DOI":"10.1145\/2155620.2155640","article-title":"Qscores: Trading dark silicon for scalable energy efficiency with quasi-specific cores","volume-title":"2011 44th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Venkatesh"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637561"},{"key":"ref25","article-title":"Vitis high-level synthesis user guide (ug1399)","author":"Inc","year":"2024"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549370"},{"key":"ref27","article-title":"ScaleHLS: A New Scalable High-Level Synthesis Framework on Multi-Level Intermediate Representation","author":"Ye","year":"2021"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196109"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3580394"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00024"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2818689"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"}],"event":{"name":"2025 62nd ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,6,22]]},"end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 62nd ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11132383\/11132091\/11132875.pdf?arnumber=11132875","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T05:47:37Z","timestamp":1758001657000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11132875\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/dac63849.2025.11132875","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}