{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T06:12:07Z","timestamp":1758089527851,"version":"3.44.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/dac63849.2025.11132888","type":"proceedings-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T17:35:41Z","timestamp":1757957741000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Configurable DSP-Based CAM Architecture for Data-Intensive Applications on FPGAs"],"prefix":"10.1109","author":[{"given":"Yao","family":"Chen","sequence":"first","affiliation":[{"name":"National University of Singapore,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Feng","family":"Yu","sequence":"additional","affiliation":[{"name":"National University of Singapore,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Di","family":"Wu","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China,Hefei,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weng-Fai","family":"Wong","sequence":"additional","affiliation":[{"name":"National University of Singapore,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bingsheng","family":"He","sequence":"additional","affiliation":[{"name":"National University of Singapore,Singapore"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Triangle count - vitis graph library documentation","key":"ref1"},{"key":"ref2","first-page":"318","article-title":"Deep and narrow binary content-addressable memories using fpga-based brams","volume-title":"2014 International Conference on Field-Programmable Technology (FPT)","author":"Abdelhadi"},{"key":"ref3","first-page":"207","article-title":"Modular sram-based binary content-addressable memories","volume-title":"2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines.","author":"Abdelhadi"},{"issue":"4","key":"ref4","doi-asserted-by":"crossref","first-page":"1583","DOI":"10.1109\/TVLSI.2016.2636294","article-title":"Resource-efficient sram-based ternary content addressable memory","volume":"25","author":"Ahmed","year":"2016","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.23919\/DATE56975.2023.10136997"},{"year":"2019","journal-title":"document UG579 (v1.9.1)","article-title":"UltraScale Architecture DSP Slice User Guide","key":"ref6"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"20785","DOI":"10.1109\/ACCESS.2017.2756702","article-title":"G-aetcam: Gate-based area-efficient ternary content-addressable memory on fpga","volume":"5","author":"Irfan","year":"2017","journal-title":"IEEE Access"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"96060","DOI":"10.1109\/ACCESS.2019.2927108","article-title":"D-tcam: A highperformance distributed ram based tcam architecture on fpgas","volume":"7","author":"Irfan","year":"2019","journal-title":"IEEE Access"},{"issue":"2","key":"ref9","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/LES.2021.3124747","article-title":"Comp-tcam: An adaptable composite ternary content-addressable memory on fpgas","volume":"14","author":"Irfan","year":"2021","journal-title":"IEEE Embedded Systems Letters"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/ANCS.2013.6665177","article-title":"Scalable ternary content addressable memory implementation using fpgas","author":"Jiang","year":"2013","journal-title":"Architectures for Networking and Communications Systems"},{"author":"Leskovec","article-title":"SNAP Datasets: Stanford Large Network Dataset Collection","key":"ref11"},{"issue":"5","key":"ref12","doi-asserted-by":"crossref","first-page":"584","DOI":"10.3390\/electronics8050584","article-title":"Zi-cam: A power and resource efficient binary content-addressable memory on fpgas","volume":"8","author":"Muhammad Irfan","year":"2019","journal-title":"Electronics"},{"issue":"3","key":"ref13","first-page":"472","article-title":"An efficient i\/o architecture for ram-based content-addressable memory on fpga","volume":"66","author":"Nguyen","year":"2018","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"ref14","first-page":"121","article-title":"Using dsp slices as content-addressable update queues","volume-title":"2020 30th International Conference on Field-Programmable Logic and Applications (FPL).","author":"Preu\u00dfer"},{"issue":"2","key":"ref15","first-page":"353","article-title":"Bpr-tcam-block and partial reconfiguration based tcam on xilinx fpgas","volume-title":"Electronics","volume":"9","author":"Ullah"},{"issue":"6","key":"ref16","doi-asserted-by":"crossref","first-page":"1298","DOI":"10.1109\/TVLSI.2019.2904105","article-title":"Dure: An energyand resource-efficient tcam architecture for fpgas with dynamic updates","volume":"27","author":"Ullah","year":"2019","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"19940","DOI":"10.1109\/ACCESS.2018.2822311","article-title":"Efficient tcam design based on multipumping-enabled multiported sram on fpga","volume":"6","author":"Ullah","year":"2018","journal-title":"IEEE Access"},{"issue":"2","key":"ref18","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/LES.2017.2664378","article-title":"Lh-cam: Logic-based higher performance binary cam architecture on fpga","volume":"9","author":"Ullah","year":"2017","journal-title":"IEEE Embedded Systems Letters"},{"issue":"12","key":"ref19","first-page":"29692979","article-title":"Hybrid partitioned sram-based ternary content addressable memory","volume":"59","author":"Ullah","year":"2012","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"12","key":"ref20","doi-asserted-by":"crossref","first-page":"2726","DOI":"10.1109\/TVLSI.2020.3026840","article-title":"Fractcam: fracturable lutram-based tcam emulation on xilinx fpgas","volume":"28","author":"Zahir","year":"2020","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"}],"event":{"name":"2025 62nd ACM\/IEEE Design Automation Conference (DAC)","start":{"date-parts":[[2025,6,22]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 62nd ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11132383\/11132091\/11132888.pdf?arnumber=11132888","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T05:24:42Z","timestamp":1758000282000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11132888\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/dac63849.2025.11132888","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}