{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:57:59Z","timestamp":1780675079020,"version":"3.54.1"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/dac63849.2025.11132952","type":"proceedings-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T17:35:41Z","timestamp":1757957741000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["Synergistic Die-Level Router for Multi-FPGA System with Time-Division Multiplexing Optimization"],"prefix":"10.1109","author":[{"given":"Jiarui","family":"Wang","sequence":"first","affiliation":[{"name":"Peking University,School of Computer Science,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yanjing","family":"Liu","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Bejing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits,Bejing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Multi-die heterogeneous FPGAs: How balanced should netlist partitioning be?","author":"Raikar","year":"2023","journal-title":"ser. SLIP \u201822"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00010"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.640619"},{"key":"ref4","article-title":"Vivado overview","year":"2024"},{"key":"ref5","article-title":"Emulation systems-system verification","year":"2024"},{"key":"ref6","article-title":"How do logic simulation, emulation, and FPGA prototyping work?","author":"Zhang","year":"2023"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942051"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218569"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643558"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431565"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219222"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942074"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(88)90066-x"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474255"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218667"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3377551"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2019.8771330"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISEDA62518.2024.10617705"},{"key":"ref19","article-title":"FPGA die-level system routing algorithm design","year":"2023"},{"key":"ref20","article-title":"S2C prototyping: FPGA ASIC SoC IP verification, validation, emulation","year":"2024"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/367766.368168"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.242049"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-24595-9_14"},{"key":"ref24","article-title":"OpenMP"},{"key":"ref25","article-title":"2023 Integrated Circuit EDA Elite Challange contest problems","year":"2023"}],"event":{"name":"2025 62nd ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,6,22]]},"end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 62nd ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11132383\/11132091\/11132952.pdf?arnumber=11132952","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T05:29:41Z","timestamp":1758000581000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11132952\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/dac63849.2025.11132952","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}