{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T06:09:13Z","timestamp":1758089353442,"version":"3.44.0"},"reference-count":46,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/dac63849.2025.11132986","type":"proceedings-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T17:35:41Z","timestamp":1757957741000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["MEEK: Re-thinking Heterogeneous Parallel Error Detection Architecture for Real-World OoO Superscalar Processors"],"prefix":"10.1109","author":[{"given":"Zhe","family":"Jiang","sequence":"first","affiliation":[{"name":"South East University,National Center of Technology Innovation for EDA, School of Integrated Circuits,People’s Republic of China"}]},{"given":"Minli","family":"Liao","sequence":"additional","affiliation":[{"name":"University of Cambridge,United Kingdom"}]},{"given":"Sam","family":"Ainsworth","sequence":"additional","affiliation":[{"name":"University of Edinburgh,United Kingdom"}]},{"given":"Dean","family":"You","sequence":"additional","affiliation":[{"name":"South East University,National Center of Technology Innovation for EDA, School of Integrated Circuits,People’s Republic of China"}]},{"given":"Timothy","family":"Jones","sequence":"additional","affiliation":[{"name":"University of Cambridge,United Kingdom"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2434958"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"ref3","first-page":"43","article-title":"Core cannibalization architecture: improving lifetime chip performance for multicore processors in the presence of hard faults","volume-title":"Proceedings of the 17th international conference on Parallel architectures and compilation techniques","author":"Romanescu"},{"key":"ref4","first-page":"25","article-title":"Transient fault detection via simultaneous multithreading","volume-title":"Proceedings of the 27th annual international symposium on Computer architecture","author":"Reinhardt"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1177\/1094342014522573"},{"article-title":"26262: Road vehicles-functional safety","year":"2018","author":"ISO","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1201\/9781315218168"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2018.00013"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545227"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2498546"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766644"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.855685"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2016.57"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3323917"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910963"},{"key":"ref16","article-title":"Renesas: Rh850 micro-controller familiy"},{"key":"ref17","article-title":"Infineon: 32-bit TriCore Microcontroller"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2110356.2110359"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771786"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2015.2417501"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2018.00044"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/dsn.2019.00032"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2852606"},{"key":"ref24","first-page":"6","article-title":"The rocket chip generator","volume-title":"Tech. Rep. UCB\/EECS-2016-17","volume":"4","author":"Asanovic","year":"2016"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2968455.2968508"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00051"},{"key":"ref27","article-title":"big.little architecture"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.38"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2492101.1555372"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218652"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2022.3179227"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530612"},{"key":"ref34","first-page":"469","article-title":"Mcpat: An integrated power, area, and timing modeling framework for multicore and manycore architectures","volume-title":"Proceedings of the 42nd annual ieee\/acm international symposium on microarchitecture","author":"Li"},{"key":"ref35","article-title":"IBM: Overview of constructors and destructors (C++ only)"},{"key":"ref36","first-page":"1","article-title":"Understanding the linux 2.6. 8.1 cpu scheduler","volume":"16","author":"Aas","year":"2005","journal-title":"Retrieved Oct"},{"article-title":"Linux kernel development. Pearson Education","year":"2010","author":"Love","key":"ref37"},{"article-title":"Understanding the Linux Kernel:from I\/O ports to process management","year":"2005","author":"Bovet","key":"ref38"},{"key":"ref39","first-page":"1","article-title":"Sonicboom: The 3rd generation berkeley out-of-order machine","volume-title":"Fourth Workshop on Computer Architecture Research with RISC-V","volume":"5","author":"Zhao"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref42","first-page":"72","article-title":"The parsec benchmark suite: Characterization and architectural implications","volume-title":"Proceedings of the 17th international conference on Parallel architectures and compilation techniques","author":"Bienia"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898054"},{"key":"ref44","article-title":"Xilinx: AXI-Interconnect"},{"key":"ref45","article-title":"28nm PDKs"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"}],"event":{"name":"2025 62nd ACM\/IEEE Design Automation Conference (DAC)","start":{"date-parts":[[2025,6,22]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 62nd ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11132383\/11132091\/11132986.pdf?arnumber=11132986","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T05:24:49Z","timestamp":1758000289000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11132986\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":46,"URL":"https:\/\/doi.org\/10.1109\/dac63849.2025.11132986","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}