{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:34:40Z","timestamp":1772724880721,"version":"3.50.1"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/dac63849.2025.11133279","type":"proceedings-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T17:35:41Z","timestamp":1757957741000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["AutoClock: Automated Clock Management for Power-Efficient HLS Designs on FPGAs"],"prefix":"10.1109","author":[{"given":"Jiawei","family":"Liang","sequence":"first","affiliation":[{"name":"The Hong Kong University of Science and Technology"}]},{"given":"Linfeng","family":"Du","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology"}]},{"given":"Xiaofeng","family":"Zhou","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology"}]},{"given":"Zhe","family":"Lin","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University"}]},{"given":"Jiang","family":"Xu","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology (GZ)"}]},{"given":"Wei","family":"Zhang","sequence":"additional","affiliation":[{"name":"The Hong Kong University of Science and Technology"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1108\/JICV-03-2021-0002"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT52863.2021.9609855"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10557997"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM57271.2023.00017"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3506713"},{"key":"ref6","first-page":"967986","article-title":"FpgaNIC: An FPGA-based versatile 100 gb SmartNIC for GPUs","volume-title":"2022 USENIX Annual Technical Conference (USENIX ATC","volume":"22","author":"Wang"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI51109.2021.00048"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323650"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3617836"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.94"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10010073"},{"key":"ref12","article-title":"Ultrascale architecture clocking resources user guide","author":"Advanced Micro Devices","year":"2023"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00026"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942136"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2597215"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/APASIC.2004.1349443"},{"key":"ref17","article-title":"Vitis high-level synthesis user guide (ug1399)"},{"key":"ref18","article-title":"Pyverilog"},{"key":"ref19","article-title":"Xilinx. 2022. vitis accelerated libraries"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174255"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3543622.3573188"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439292"},{"key":"ref23","article-title":"Polybench\/c","author":"Louis-Noel Pouchet","year":"2016"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ATC.2018.8587596"}],"event":{"name":"2025 62nd ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,6,22]]},"end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 62nd ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11132383\/11132091\/11133279.pdf?arnumber=11133279","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T05:56:05Z","timestamp":1758002165000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11133279\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/dac63849.2025.11133279","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}