{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T06:12:10Z","timestamp":1758089530003,"version":"3.44.0"},"reference-count":36,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/dac63849.2025.11133338","type":"proceedings-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T17:35:41Z","timestamp":1757957741000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["HIVE: A High-Priority Victim Cache for Accelerating GPU Memory Accesses"],"prefix":"10.1109","author":[{"given":"Yuhan","family":"Tang","sequence":"first","affiliation":[{"name":"National University of Defense Technology,Changsha,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianmin","family":"Zhang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology,Changsha,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheng","family":"Ma","sequence":"additional","affiliation":[{"name":"National University of Defense Technology,Changsha,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tiejun","family":"Li","sequence":"additional","affiliation":[{"name":"National University of Defense Technology,Changsha,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hanqing","family":"Li","sequence":"additional","affiliation":[{"name":"National University of Defense Technology,Changsha,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shengbai","family":"Luo","sequence":"additional","affiliation":[{"name":"National University of Defense Technology,Changsha,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jixuan","family":"Tang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology,Changsha,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lizhou","family":"Wu","sequence":"additional","affiliation":[{"name":"National University of Defense Technology,Changsha,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"NVIDIA Kepler Architecture Whitepaper"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00029"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080231"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2023.3337192"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783717"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080239"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1145\/3307650.3322222","article-title":"Linebacker: Preserving victim cache lines in idle register files of gpus","volume-title":"Proceedings of the 46th International Symposium on Computer Architecture","author":"Oh"},{"key":"ref8","article-title":"NVIDIA Ampere Architecture Whitepaper"},{"key":"ref9","article-title":"NVIDIA H100 Tensor Core GPU Architecture Overview"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PDP2018.2018.00069"},{"key":"ref11","article-title":"NVIDIA Pascal Architecture Whitepaper"},{"key":"ref12","article-title":"Dissecting the nvidia turing t4 gpu via microbenchmarking","author":"Jia","year":"2019","journal-title":"arXiv preprint arXiv:1903.07486"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00047"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00090"},{"key":"ref15","article-title":"NVIDIA Turing Architecture Whitepaper"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2022.3154315"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1145\/2370816.2370870","article-title":"Base-delta-immediate compression: Practical data compression for on-chip caches","volume-title":"Proceedings of the 21st international conference on Parallel architectures and compilation techniques","author":"Pekhimenko"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00028"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830823"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339595"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00021"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2013.6704684"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480063"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"key":"ref28","doi-asserted-by":"crossref","DOI":"10.1145\/1854273.1854333","article-title":"Using dead blocks as a virtual victim cache","volume-title":"Proceedings of the 19th international conference on Parallel architectures and compilation techniques","author":"Khan"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750417"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750399"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.37"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830813"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628107"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967947"}],"event":{"name":"2025 62nd ACM\/IEEE Design Automation Conference (DAC)","start":{"date-parts":[[2025,6,22]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 62nd ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11132383\/11132091\/11133338.pdf?arnumber=11133338","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T05:41:20Z","timestamp":1758001280000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11133338\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/dac63849.2025.11133338","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}