{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T07:41:54Z","timestamp":1774942914202,"version":"3.50.1"},"reference-count":47,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/dac63849.2025.11133349","type":"proceedings-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T17:35:41Z","timestamp":1757957741000},"page":"1-7","source":"Crossref","is-referenced-by-count":2,"title":["NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph"],"prefix":"10.1109","author":[{"given":"Wenji","family":"Fang","sequence":"first","affiliation":[{"name":"Hong Kong University of Science and Technology"}]},{"given":"Wenkai","family":"Li","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology"}]},{"given":"Shang","family":"Liu","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology"}]},{"given":"Yao","family":"Lu","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology"}]},{"given":"Hongce","family":"Zhang","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology (Guangzhou)"}]},{"given":"Zhiyao","family":"Xie","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3655671"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/dac56929.2023.10247802"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530597"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323951"},{"key":"ref5","first-page":"167","article-title":"Fast, robust and transferable prediction for hardware logic synthesis","volume-title":"Proceedings of the 56th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Xu"},{"key":"ref6","first-page":"1","article-title":"How good is your verilog rtl code? a quick answer from machine learning","volume-title":"Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Sengupta"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657349"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480064"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1145\/3316781.3317884","article-title":"PRIMAL: Power inference using machine learning","volume-title":"Proceedings of 56th Annual Design Automation Conference (DAC)","author":"Zhou"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240843"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473959"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323800"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247828"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3110807"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643498"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643581"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-024-4155-7"},{"key":"ref18","article-title":"A survey of circuit foundation model: Foundation ai models for vlsi circuit design and eda","author":"Fang","year":"2025","journal-title":"arXiv preprint arXiv:2504.03711"},{"key":"ref19","article-title":"Circuitfusion: multimodal circuit representation learning for agile chip design","volume-title":"International Conference on Learning Representations (ICLR)","author":"Fang"},{"key":"ref20","first-page":"1","article-title":"Tag: Learning circuit spatial embedding from layouts","volume-title":"Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Zhu"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323853"},{"key":"ref22","article-title":"De-hnn: An effective neural model for circuit netlist representation","volume-title":"International Conference on Artificial Intelligence and Statistics. PMLR","author":"Luo"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657386"},{"key":"ref24","first-page":"20313","article-title":"Versatile multi-stage graph neural network for circuit representation","volume":"35","author":"Yang","year":"2022","journal-title":"Advances in Neural Information Processing Systems (NeurIPS)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530497"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323798"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676791"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530410"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2024.3434464"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546639"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697597"},{"key":"ref32","article-title":"Betterv: Controlled verilog generation with discriminative guidance","volume-title":"Forty-first International Conference on Machine Learning (ICML)","author":"Pei"},{"key":"ref33","article-title":"Assertllm: Generating and evaluating hardware verification assertions from design specifications via multi-llms","author":"Fang","year":"2024","journal-title":"arXiv preprint arXiv:2402.00386"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3383347"},{"key":"ref35","article-title":"Harnessing explanations: Llm-to-lm interpreter for enhanced text-attributed graph representation learning","volume-title":"The Twelfth International Conference on Learning Representations (ICLR)","author":"He"},{"key":"ref36","article-title":"One for all: Towards training one graph model for all classification tasks","volume-title":"The Twelfth International Conference on Learning Representations (ICLR)","author":"Liu"},{"key":"ref37","article-title":"Pysmt: a solver-agnostic library for fast prototyping of smt-based algorithms","volume-title":"SMT workshop","author":"Gario"},{"key":"ref38","article-title":"Llm2vec: Large language models are secretly powerful text encoders","author":"BehnamGhader","year":"2024","journal-title":"arXiv preprint arXiv:2404.05961"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/2023.eacl-main.148"},{"key":"ref40","article-title":"Representation learning with contrastive predictive coding","author":"Oord","year":"2018","journal-title":"arXiv preprint arXiv:1807.03748"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref42","volume-title":"OpenCores: The reference community for Free and Open Source gateware IP cores"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref44","article-title":"VexRiscv: A FPGA friendly 32 bit RISCV CPU implementation","year":"2022"},{"key":"ref45","article-title":"The llama 3 herd of models","author":"Dubey","year":"2024","journal-title":"arXiv preprint arXiv:2407.21783"},{"key":"ref46","article-title":"Simplifying and empowering transformers for large-graph representations","volume":"36","author":"Wu","year":"2024","journal-title":"Advances in Neural Information Processing Systems (NeurIPS)"},{"key":"ref47","article-title":"Nv-embed: Improved techniques for training llms as generalist embedding models","author":"Lee","year":"2024","journal-title":"arXiv preprint arXiv:2405.17428"}],"event":{"name":"2025 62nd ACM\/IEEE Design Automation Conference (DAC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2025,6,22]]},"end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 62nd ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11132383\/11132091\/11133349.pdf?arnumber=11133349","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T05:25:26Z","timestamp":1758000326000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11133349\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":47,"URL":"https:\/\/doi.org\/10.1109\/dac63849.2025.11133349","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}