{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:33:19Z","timestamp":1763724799723,"version":"3.44.0"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T00:00:00Z","timestamp":1750550400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,6,22]]},"DOI":"10.1109\/dac63849.2025.11133368","type":"proceedings-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T17:35:41Z","timestamp":1757957741000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["Mixed Structural Choice Operator: Enhancing Technology Mapping with Heterogeneous Representations"],"prefix":"10.1109","author":[{"given":"Zhang","family":"Hu","sequence":"first","affiliation":[{"name":"Ningbo University,Faculty of Electrical Engineering and Computer Science,Ningbo,China,315211"}]},{"given":"Hongyang","family":"Pan","sequence":"additional","affiliation":[{"name":"Fudan University,School of Microelectronics, State Key Laboratory of Integrated Chips and System,Shanghai,China,200433"}]},{"given":"Yinshui","family":"Xia","sequence":"additional","affiliation":[{"name":"Ningbo University,Faculty of Electrical Engineering and Computer Science,Ningbo,China,315211"}]},{"given":"Lunyao","family":"Wang","sequence":"additional","affiliation":[{"name":"Ningbo University,Faculty of Electrical Engineering and Computer Science,Ningbo,China,315211"}]},{"given":"Zhufei","family":"Chu","sequence":"additional","affiliation":[{"name":"Ningbo University,Faculty of Electrical Engineering and Computer Science,Ningbo,China,315211"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref2","first-page":"1","article-title":"Reducing the multiplicative complexity in logic networks for cryptography and security applications","author":"Testa","year":"2019","journal-title":"D A C"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858312"},{"key":"ref4","first-page":"1","article-title":"Scalable generic logic synthesis: One approach to rule them all","volume-title":"Proceedings of the 56th Annual Design Automation Conference","author":"Riener"},{"key":"ref5","article-title":"LUT mapping and optimization for majority-inverter graphs","author":"Haaswijk","year":"2016","journal-title":"IWLS"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858312"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2019.2925392"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2019.08.005"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509585"},{"key":"ref10","first-page":"1","article-title":"LSOracle: A logic synthesis framework driven by artificial intelligence","author":"Neto","year":"2019","journal-title":"ICCAD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116534"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2022.3213611"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882484"},{"key":"ref14","article-title":"The EPFL combinational benchmark suite","author":"Amaru","year":"2015","journal-title":"IWLS"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586230"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323703"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD58817.2023.00059"},{"article-title":"Technology mapping with Boolean matching, supergates and choices","year":"2005","author":"Mishchenko","key":"ref19"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723144"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247838"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3656246"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397290"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712552"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/43.644605"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117208"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISEDA62518.2024.10617691"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718374"},{"key":"ref30","article-title":"The EPFL logic synthesis libraries","author":"Soeken","year":"2018","journal-title":"arXiv preprint arXiv:1805.05121"}],"event":{"name":"2025 62nd ACM\/IEEE Design Automation Conference (DAC)","start":{"date-parts":[[2025,6,22]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2025,6,25]]}},"container-title":["2025 62nd ACM\/IEEE Design Automation Conference (DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11132383\/11132091\/11133368.pdf?arnumber=11133368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T05:47:33Z","timestamp":1758001653000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11133368\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,22]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/dac63849.2025.11133368","relation":{},"subject":[],"published":{"date-parts":[[2025,6,22]]}}}