{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T15:41:07Z","timestamp":1751816467802},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/dasip.2010.5706238","type":"proceedings-article","created":{"date-parts":[[2011,1,31]],"date-time":"2011-01-31T16:15:36Z","timestamp":1296490536000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["An FPGA softcore based implementation of a bird call recognition system for sensor networks"],"prefix":"10.1109","author":[{"family":"Hongzhi Liu","sequence":"first","affiliation":[]},{"given":"Neil W.","family":"Bergmann","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TSA.2003.811533"},{"journal-title":"MicroBlaze Processor Reference Guide","year":"2007","author":"xilinx","key":"ref11"},{"journal-title":"Connecting Customized IP to the MicroBlaze Soft Processor using the Fast Simplex Link (FSL) Channel","year":"2004","author":"rosinger","key":"ref12"},{"key":"ref13","article-title":"FPGA Embedded Processors: Revealing True System Performance","author":"fletcher","year":"2005","journal-title":"Embedded Systems Conference"},{"key":"ref14","first-page":"155","article-title":"Low-Energy Embedded FPGA Structures","author":"kusse","year":"1996","journal-title":"1998 International symposium on Low power electronics and design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2002.1188725"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.38"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1410107.1410123"},{"journal-title":"Actel Igloo - The ultra-low-power programmable solution","year":"0","key":"ref18"},{"journal-title":"Silicon Blue Technologies Ultra-Low Power Technology","year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICIS.2007.75"},{"key":"ref3","article-title":"FPGAs: The high-end alternative for DSP applications","author":"dick","year":"2000","journal-title":"DSP Engineering"},{"journal-title":"Fundamentals of speech recognition","year":"1993","author":"rabiner","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICTAI.2005.71"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1978.1163055"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TSA.2003.811540"},{"journal-title":"FPGAs rapidly replacing high performance DSPs","year":"2007","author":"ekas","key":"ref2"},{"journal-title":"FPGAs rise to meet increasing DSP system requirements","year":"2005","author":"jentz","key":"ref1"},{"journal-title":"Speech Synthesis and Recognition","year":"2001","author":"holmes","key":"ref9"}],"event":{"name":"2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)","start":{"date-parts":[[2010,10,26]]},"location":"Edinburgh, United Kingdom","end":{"date-parts":[[2010,10,28]]}},"container-title":["2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5692849\/5706235\/05706238.pdf?arnumber=5706238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T05:56:58Z","timestamp":1490075818000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5706238\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/dasip.2010.5706238","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}