{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:11:21Z","timestamp":1725541881553},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/dasip.2010.5706239","type":"proceedings-article","created":{"date-parts":[[2011,1,31]],"date-time":"2011-01-31T21:15:36Z","timestamp":1296508536000},"page":"7-14","source":"Crossref","is-referenced-by-count":0,"title":["A high-level language for programming a NoC-based Dynamic Reconfiguration Infrastructure"],"prefix":"10.1109","author":[{"given":"W.","family":"Vanderbauwhede","sequence":"first","affiliation":[]},{"given":"S. W.","family":"Nabi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"An elemental computing architecture for SD radio","author":"kelem","year":"2007","journal-title":"Proc of 2007 Software Defined Radio Technical Conference and Product Exposition"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-73625-7_18"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.58"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2008.53"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161210"},{"key":"ref15","article-title":"A Formal Semantics for Control and Data flow in the Gannet Service-based System-on-Chip Architecture","author":"vanderbauwhede","year":"2008","journal-title":"The International Conference on Engineering of Reconfigurable Systems and Algorithms ERSA 2008"},{"key":"ref16","first-page":"129","article-title":"Gannet: a Scheme for Task-level Reconfiguration of Service-based Systems-on-Chip","author":"vanderbauwhede","year":"2007","journal-title":"Proceedings 2007 Workshop on Scheme and Functional Programming"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2007.10"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272461"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref3","first-page":"186","article-title":"Dynamic Reconfigurable Network-on-Chip Design: Innovations for Computational Processing and Communication. IGI Global","author":"vanderbauwhede","year":"2010","journal-title":"ch High-level Programming of Dynamically Reconfigurable NoC-based Heterogeneous Multicore SoCs"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378781"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168878"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564808"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310759"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2008.14"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269212"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2008.10.003"}],"event":{"name":"2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)","start":{"date-parts":[[2010,10,26]]},"location":"Edinburgh, United Kingdom","end":{"date-parts":[[2010,10,28]]}},"container-title":["2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5692849\/5706235\/05706239.pdf?arnumber=5706239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T10:26:35Z","timestamp":1490091995000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5706239\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/dasip.2010.5706239","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}