{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:20:49Z","timestamp":1774365649843,"version":"3.50.1"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,10]]},"DOI":"10.1109\/dasip.2010.5706241","type":"proceedings-article","created":{"date-parts":[[2011,1,31]],"date-time":"2011-01-31T16:15:36Z","timestamp":1296490536000},"page":"21-26","source":"Crossref","is-referenced-by-count":10,"title":["High speed F<inf>p<\/inf> multipliers and adders on FPGA platform"],"prefix":"10.1109","author":[{"given":"Santosh","family":"Ghosh","sequence":"first","affiliation":[]},{"given":"Debdeep","family":"Mukhopadhyay","sequence":"additional","affiliation":[]},{"given":"Dipanwita Roy","family":"Chowdhury","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Virtex-II Pro™Platform FPGA Handbook","year":"2002","journal-title":"Xilinx Inc San Jose CA"},{"key":"ref11","first-page":"291","article-title":"The Montgomery Powering Ladder","author":"joye","year":"2003","journal-title":"CHES 2002 LNCS 2523"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2003.1212863"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2003.1212846"},{"key":"ref14","first-page":"184.2","article-title":"Hardware Implementation of a Montgomery Modular Multiplier in a Systolic Array. IPDPS","volume":"3","author":"\u00f6rs","year":"2003"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.36"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2004.03.006"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515780"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515780"},{"key":"ref19","first-page":"660","author":"liu","year":"2005","journal-title":"Non-Interleaving Architecture for Hardware Implementation of Modular Multiplication"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676574"},{"key":"ref27","article-title":"An Efficient Architecture for Interleaved Modular Multiplication","volume":"56","author":"abdelfattah","year":"2009","journal-title":"World Academy of Science Engineering and Technology"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.2307\/2007970"},{"key":"ref6","first-page":"281","article-title":"A Scalable and Unified Multiplier Architecture for Finite Fields GFp and GF2m)","author":"sava?","year":"2000","journal-title":"CHES 2000 LNCS 1965"},{"key":"ref5","first-page":"223","article-title":"High-Performance Carry Chains for FPGAs. FPGA 98","author":"hauck","year":"1998"},{"key":"ref8","author":"guajardo","year":"0","journal-title":"Area Efficient GF(p) Architectures for GF(pm) Multipliers"},{"key":"ref7","author":"gaubatz","year":"2002","journal-title":"Versatile Montgomery Multiplier Architectures Masters Thesis"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676262"},{"key":"ref9","article-title":"Montgomery Multiplier and Squarer for a Class of Finite Fields","volume":"51","author":"wu","year":"2002","journal-title":"IEEE Transactions on Computers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.1"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2005.9"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2005.33"},{"key":"ref24","first-page":"314","article-title":"FPGA-based Design of a Large Moduli Multiplier for Public-Key Cryptographic Systems","author":"khaleel","year":"2006","journal-title":"ICCD 2006"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692703"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/PDCAT.2008.13"},{"key":"ref25","article-title":"Extended Abstract: Unified Digit-Serial Multiplier\/Inverter in Finite Field GF(2m HOST 2008","author":"fan","year":"2008"}],"event":{"name":"2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)","location":"Edinburgh, United Kingdom","start":{"date-parts":[[2010,10,26]]},"end":{"date-parts":[[2010,10,28]]}},"container-title":["2010 Conference on Design and Architectures for Signal and Image Processing (DASIP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5692849\/5706235\/05706241.pdf?arnumber=5706241","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T05:11:54Z","timestamp":1490073114000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5706241\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,10]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/dasip.2010.5706241","relation":{},"subject":[],"published":{"date-parts":[[2010,10]]}}}